# 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays

### **Product Description**

The CM1213A family of diode arrays has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive (V<sub>P</sub>) or negative (V<sub>N</sub>) supply rail. A Zener diode is embedded between V<sub>P</sub> and V<sub>N</sub>, offering two advantages. First, it protects the V<sub>CC</sub> rail against ESD strikes, and second, it eliminates the need for a bypass capacitor that would otherwise be needed for absorbing positive ESD strikes to ground. The CM1213A will protect against ESD pulses up to 8 kV per the IEC 61000–4–2 standard.

These devices are particularly well-suited for protecting systems using high-speed ports such as USB 2.0, IEEE1394 (Firewire<sup>®</sup>, iLink<sup>™</sup>), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required in a small package footprint.

### Features

- One, Two, and Four Channels of ESD Protection Note: For 6 and 8-channel Devices, See the CM1213 Datasheet
- Provides ESD Protection to IEC61000-4-2 Level 4
  ±8 kV Contact Discharge
- Low Channel Input Capacitance of 0.85 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Channel Input Capacitance Matching of 0.02 pF Typical is Ideal for Differential Dignals
- Each I/O Pin Can Withstand Over 1000 ESD Strikes\*
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### Applications

- USB2.0 Ports at 480 Mbps in Desktop PCs, Notebooks and Peripherals
- IEEE1394 Firewire<sup>®</sup> Ports at 400 Mbps/800 Mbps
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports
- General Purpose High-Speed Data Line ESD Protection



# **ON Semiconductor®**

#### www.onsemi.com





SOT23-3 SO SUFFIX CASE 318

SOT-143 SC-74 SR SUFFIX SO SUFFIX CASE 318A CASE 318F



SC70-6 S7 SUFFIX CASE 419AD

THE STATE

MSOP-10 MR SUFFIX CASE 846AE

MARKING DIAGRAM



(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
CM1213A-01SO, SZCM1213A-01SO	SOT23-3 (Pb-Free)	3,000 / Tape & Reel
CM1213A-02SR, SZCM1213A-02SR	SOT143-4 (Pb-Free)	3,000 / Tape & Reel
CM1213A-02SO	SC–74 (Pb–Free)	3,000 / Tape & Reel
CM1213A-04S7	SC70–6 (Pb–Free)	3,000 / Tape & Reel
CM1213A-04MR	MSOP-10 (Pb-Free)	4,000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.

### **BLOCK DIAGRAM**



### Table 1. PIN DESCRIPTIONS

### 1-Channel, 3-Lead SOT23-3 Package (CM1213A-01SO)

Pin	Name	Туре	Description	
1	CH1	I/O	ESD Channel	
2	V <sub>P</sub>	PWR	Positive Voltage Supply Rail	
3	V <sub>N</sub>	GND	Negative Voltage Supply Rail	

2-0	2–Channel, 4–Lead SOT143–4 Package (CM1213A–02SR)					
Pin	Name	Description				
1	V <sub>N</sub>	GND	Negative Voltage Supply Rail			
2	CH1	I/O	ESD Channel			
3	CH2	I/O	ESD Channel			
4	V <sub>P</sub>	PWR	Positive Voltage Supply Rail			

	2–Channel, SC–74 Package (CM1213A–02SO)					
Pin	Name	Description				
1	NC	-	No Connect			
2	VN	GND	Negative Voltage Supply Rail			
3	CH1	I/O	ESD Channel			
4	CH2	I/O	ESD Channel			
5	NC	-	No Connect			
6	VP	PWR	Positive Voltage Supply Rail			

	4–Channel, 6–Lead SC70–6 (CM1213A–04S7)					
Pin Name Type Description						
1	CH1	I/O	ESD Channel			
2	V <sub>N</sub>	GND	Negative Voltage Supply Rail			
3	CH2	I/O	ESD Channel			
4	СНЗ	I/O	ESD Channel			
5	VP	PWR	Positive Voltage Supply Rail			
6	CH4	I/O	ESD Channel			

4-C	4-Channel, 10-Lead MSOP-10 Package (CM1213A04MR)					
Pin	Name	Туре	Description			
1	CH1	I/O	ESD Channel			
2	NC	-	No Connect			
3	VP	PWR	Positive Voltage Supply Rail			
4	CH2	I/O	ESD Channel			
5	NC	-	No Connect			
6	СНЗ	I/O	ESD Channel			
7	NC	-	No Connect			
8	V <sub>N</sub>	GND	Negative Voltage Supply Rail			
9	CH4	I/O	ESD Channel			
10	NC	_	No Connect			

### PACKAGE/PINOUT DIAGRAMS







Top View						
CH1 🎹	1		6	Ш	CH4	
∨ <sub>N</sub> []]	2	D38	5	Ш	VP	
СН2 🎞	3		4	Ш	СНЗ	
6-Lead SC70-6						

Top View							
CH1 1 NC 2 V <sub>P</sub> 3 CH2 4 NC 5	10 H NC 9 H CH4 23 8 H V <sub>N</sub> 8 7 H NC 6 CH3						
10-Lead MSOP-10							

### **SPECIFICATIONS**

### Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Operating Supply Voltage (V <sub>P</sub> - V <sub>N</sub> )	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	65 to +150	°C
DC Voltage at any channel input	(V <sub>N</sub> – 0.5) to (V <sub>P</sub> + 0.5)	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **Table 3. STANDARD OPERATING CONDITIONS**

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating SOT23-3, SOT143-4, SC-74, and SC70-6 Packages MSOP-10 Package	225 400	mW

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>P</sub>	Operating Supply Voltage (V <sub>P</sub> -V <sub>N</sub> )			3.3	5.5	V
Ι <sub>Ρ</sub>	Operating Supply Current	(V <sub>P</sub> -V <sub>N</sub> ) = 3.3 V			8.0	μΑ
V <sub>F</sub>	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA; T <sub>A</sub> = 25°C	0.60 0.60	0.80 0.80	0.95 0.95	V
I <sub>LEAK</sub>	Channel Leakage Current	$T_A = 25^{\circ}C; V_P = 5 V, V_N = 0 V$		0.1	1.0	μΑ
C <sub>IN</sub>	Channel Input Capacitance	At 1 MHz, $V_P$ = 3.3 V, $V_N$ = 0 V, $V_{IN}$ = 1.65 V (Note 2)		0.85	1.2	pF
ΔC <sub>IN</sub>	Channel Input Capacitance Matching	At 1 MHz, $V_P = 3.3$ V, $V_N = 0$ V, $V_{IN} = 1.65$ V (Note 2)		0.02		pF
V <sub>ESD</sub>	ESD Protection – Peak Discharge Voltage at any channel input, in system Contact discharge per IEC 61000-4-2 standard	T <sub>A</sub> = 25°C (Notes 2 and 3)	8			kV
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	$T_A = 25^{\circ}C$ , $I_{PP} = 1A$ , $t_P = 8/20 \ \mu S$ (Note 2)		+10 -1.7		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$I_{PP} = 1A, t_P = 8/20 \ \mu S$ Any I/O pin to Ground (Note 2)		0.9 0.5		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. All parameters specified at  $T_A = -40^{\circ}$ C to +85°C unless otherwise noted. 2. Standard IEC 61000-4-2 with C<sub>Discharge</sub> = 150 pF, R<sub>Discharge</sub> = 330  $\Omega$ , V<sub>P</sub> = 3.3 V, V<sub>N</sub> grounded. 3. These measurements performed with no external capacitor on V<sub>P</sub> (V<sub>P</sub> floating).

### PERFORMANCE INFORMATION

### Input Channel Capacitance Performance Curves



Figure 1. Typical Variation of C<sub>IN</sub> vs. V<sub>IN</sub> (f = 1 MHz, V<sub>P</sub> = 3.3 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>, 25°C)



Figure 2. Typical Variation of C<sub>IN</sub> vs. Temp (f = 1 MHz, V<sub>IN</sub> = 30 mV, V<sub>P</sub> = 3.3 V, V<sub>N</sub> = 0 V, 0.1  $\mu$ F Chip Capacitor between V<sub>P</sub> and V<sub>N</sub>)

### **PERFORMANCE INFORMATION (Cont'd)**

Typical Filter Performance (nominal conditions unless specified otherwise, 50 Ohm Environment)



Figure 3. Insertion Loss (S21) vs. Frequency (0 V DC Bias, Vp=3.3 V)



Figure 4. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V<sub>P</sub>=3.3 V)

### **APPLICATION INFORMATION**

### **Design Considerations**

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Application of Positive ESD Pulse between Input Channel and Ground, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

### $V_{CL} = Fwd \ Voltage \ Drop \ of \ D_1 + V_{SUPPLY} + L_1 \ x \ d(I_{ESD}) \ / \ dt + L_2 \ x \ d(I_{ESD}) \ / \ dt$

where  $I_{ESD}$  is the ESD current pulse, and  $V_{SUPPLY}$  is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or 30/(1x10<sup>-9</sup>). So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in V<sub>CL</sub>!

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1213A has an integrated Zener diode between  $V_P$  and  $V_N$ . This greatly reduces the effect of supply rail inductance  $L_2$  on  $V_{CL}$  by clamping  $V_P$  at the breakdown voltage of the Zener diode. However, for the lowest possible  $V_{CL}$ , especially when  $V_P$  is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22  $\mu$ F ceramic chip capacitor be connected between  $V_P$  and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

### Additional Information

See also ON Semiconductor Application Note "Design Considerations for ESD Protection", in the Applications section.



Figure 5. Application of Positive ESD Pulse between Input Channel and Ground

SOT-23 (TO-236) CASE 318-08 **ISSUE AR** 





С





END VIEW

NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	MIN NOM	
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
c	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Е	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
ΗE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0°		10 °	0 °		10 °

RECOMMENDED **SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SOT-143 CASE 318A-06 **ISSUE U** 





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIM-UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE
- UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PRO-TRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, AND GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUEION. INTERLEAD ELASH AND RPOTRUEION SHALL PROTRUSION. INTERLEAD FLASH AND PROTRUSION SHALL
- DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H.

### PACKAGE DIMENSIONS

SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD ISSUE A









SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-203.



END VIEW

SC-74 CASE 318F-05 **ISSUE N** 

SCALE 2:1 D ¥ 6 5 4 Е H<sub>E</sub> 3 A b Α ○ 0.05 (0.002) ſ A A1

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ANSI Y14.6M, 1982. CONTROLLING DIMENSION: INCH. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINSH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 318F-01, -02, -03, -04 OBSOLETE. NEW STANDARD 318F-05. 2. З.
- 4.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.90	1.00	1.10	0.035	0.039	0.043
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.25	0.37	0.50	0.010	0.015	0.020
С	0.10	0.18	0.26	0.004	0.007	0.010
D	2.90	3.00	3.10	0.114	0.118	0.122
Е	1.30	1.50	1.70	0.051	0.059	0.067
e	0.85	0.95	1.05	0.034	0.037	0.041
L	0.20	0.40	0.60	0.008	0.016	0.024
HE	2.50	2.75	3.00	0.099	0.108	0.118
θ	<b>0</b> °	-	10°	0°	-	10°

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MSOP 10, 3x3 CASE 846AE ISSUE O



(2) Complies with JEDEC MO-187.

DETAIL A

FireWire is a registered trademark of Apple Computer, Inc. iLink is a trademark of S. J. Electro Systems, Inc.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves have, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all c

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421-22-200-2010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative