



National Semiconductor

February 1988

# CD4069UBM/CD4069UBC Inverter Circuits

## CD4069UBM/CD4069UBC Inverter Circuits

### General Description

The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times.



This device is intended for all general purpose inverter applications where the special characteristics of the MM74C901, MM74C903, MM74C907, and CD4049A Hex Inverter/Buffers are not required. In those applications requiring larger noise immunity the MM74C14 or MM74C914 Hex Schmitt Trigger is suggested.

All inputs are protected from damage due to static discharge by diode clamps to V<sub>DD</sub> and V<sub>SS</sub>.



### Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V<sub>DD</sub> typ.
- Low power TTL Fan out of 2 driving 74L  
compatibility or 1 driving 74LS
- Equivalent to MM54C04/MM74C04

### Schematic and Connection Diagram



### AC Test Circuits and Switching Time Waveforms



## Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage ( $V_{DD}$ )	-0.5V to +18 V <sub>DC</sub>
Input Voltage ( $V_{IN}$ )	-0.5V to $V_{DD}$ +0.5 V <sub>DC</sub>
Storage Temperature Range ( $T_S$ )	-65°C to +150°C
Power Dissipation ( $P_D$ )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature ( $T_L$ ) (Soldering, 10 seconds)	260°C

## Recommended Operating Conditions (Note 2)

DC Supply Voltage ( $V_{DD}$ )	3V to 15V <sub>DC</sub>
Input Voltage ( $V_{IN}$ )	0V to $V_{DD}$ V <sub>DC</sub>
Operating Temperature Range ( $T_A$ )	
CD4069UBM	-55°C to +125°C
CD4069UBC	-40°C to +85°C

## DC Electrical Characteristics CD4069UBM (Note 2)

Symbol	Parameter	Conditions	-55°C		+ 25°C			+ 125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$	0.25				0.25		7.5	μA
		$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$	0.5				0.5		15	μA
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$	1.0				1.0		30	μA
V <sub>OL</sub>	Low Level Output Voltage	$ I_O  < 1 \mu A$			0.05		0	0.05		0.05
		$V_{DD} = 5V$			0.05		0	0.05		V
		$V_{DD} = 10V$			0.05		0	0.05		V
		$V_{DD} = 15V$			0.05		0	0.05		V
V <sub>OH</sub>	High Level Output Voltage	$ I_O  < 1 \mu A$			4.95		4.95	5		V
		$V_{DD} = 5V$	4.95			9.95	10		9.95	V
		$V_{DD} = 10V$			9.95		10		9.95	V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V <sub>IL</sub>	Low Level Input Voltage	$ I_O  < 1 \mu A$			1.0			1.0		V
		$V_{DD} = 5V, V_O = 4.5V$			2.0			2.0		V
		$V_{DD} = 10V, V_O = 9V$			3.0			3.0		V
		$V_{DD} = 15V, V_O = 13.5V$								V
V <sub>IH</sub>	High Level Input Voltage	$ I_O  < 1 \mu A$			4.0		4.0		4.0	V
		$V_{DD} = 5V, V_O = 0.5V$	4.0			8.0		8.0		V
		$V_{DD} = 10V, V_O = 1V$			8.0		12.0		12.0	V
		$V_{DD} = 15V, V_O = 1.5V$	12.0							V
I <sub>OL</sub>	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$	0.64		0.51	0.88		0.36		mA
		$V_{DD} = 10V, V_O = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_O = 1.5V$	4.2		3.4	8.8		2.4		mA
I <sub>OH</sub>	High Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$	-0.64		-0.51	-0.88		-0.36		mA
		$V_{DD} = 10V, V_O = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
		$V_{DD} = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.10		-10 <sup>-5</sup>	-0.10		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.10		10 <sup>-5</sup>	0.10		1.0	μA

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:**  $V_{SS} = 0V$  unless otherwise specified.

**Note 3:**  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

## DC Electrical Characteristics CD4069UBC (Note 2)

Symbol	Parameter	Conditions	−40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I <sub>DD</sub>	Quiescent Device Current	V <sub>DD</sub> = 5V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 10V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 15V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>		1.0 2.0 4.0			1.0 2.0 4.0		7.5 15 30	μA
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub>   < 1 μA V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>O</sub>   < 1 μA V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	4.95 9.95 14.95		4.95 9.95 14.95			4.95 9.95 14.95		V
V <sub>IL</sub>	Low Level Input Voltage	I <sub>O</sub>   < 1 μA V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9V V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V		1.0 2.0 3.0			1.0 2.0 3.0		1.0 2.0 3.0	V
V <sub>IH</sub>	High Level Input Voltage	I <sub>O</sub>   < 1 μA V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	4.0 8.0 12.0		4.0 8.0 12.0			4.0 8.0 12.0		V
I <sub>OL</sub>	Low Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA
I <sub>OH</sub>	High Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		-0.30 0.30		-10 <sup>-5</sup> 10 <sup>-5</sup>	-0.30 0.30		-1.0 1.0	μA

## AC Electrical Characteristics\*

T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 kΩ, t<sub>r</sub> and t<sub>f</sub> ≤ 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time from Input to Output	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		50 30 25	90 60 50	ns
t <sub>THL</sub> or t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V		80 50 40	150 100 80	ns
C <sub>IN</sub>	Average Input Capacitance	Any Gate		6	15	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Any Gate (Note 4)		12		pF

\*AC Parameters are guaranteed by DC correlated testing.


**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:** V<sub>SS</sub> = 0V unless otherwise specified.


**Note 3:** I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

**Note 4:** C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note—AN-90.


## Typical Performance Characteristics




TL/F/5975-5




TL/F/5975-6



TL/F/5975-7




TL/F/5975-8



TL/F/5975-9


**Physical Dimensions** inches (millimeters)



Ceramic Dual-In-Line Package (J)  
Order Number CD4069UBMJ or CD4069UBCJ  
NS Package Number J14A

J14A (REV G)

## **Physical Dimensions** inches (millimeters) (Continued)



**Molded Dual-In-Line Package (N)**  
**Order Number CD4069UBMN or CD4069UBCN**  
**NS Package Number N14A**

## **LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
  2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

<b>National Semiconductor Corporation</b> 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018	<b>National Semiconductor Europe</b> Fax: (+49) 0-180-530 85 86 Email: <a href="mailto:cniwege@fevm2.nsc.com">cniwege@fevm2.nsc.com</a>	<b>National Semiconductor Hong Kong Ltd.</b> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	<b>National Semiconductor Japan Ltd.</b> Tel: 81-043-299-2309 Fax: 81-043-299-2408
---	---	--	--