


TrilithIC BTS 7751 G

Data Sheet

1 Overview

1.1 Features

- Quad D-MOS switch driver
- · Free configurable as bridge or quad-switch
- Optimized for DC motor management applications
- Low $R_{\rm DS~ON}$: 70 m Ω high-side switch, 45 m Ω low-side switch (typical values @ 25 °C)
- Maximum peak current: typ. 14 A @ 25 °C
- Very low quiescent current: typ. 5 μA @ 25 °C
- Small outline, enhanced power P-DSO-package
- · Full short-circuit-protection
- Operates up to 40 V
- · Status flag diagnosis
- · Overtemperature shut down with hysteresis
- Internal clamp diodes
- Open load detection in Off-mode
- Under-voltage detection with hysteresis
- PWM frequencies up to 1 kHz



Туре	Ordering Code	Package
BTS 7751 G	Q67007-A9553	P-DSO-28-14

1.2 Description

The BTS 7751 **G** is part of the **TrilithIC** family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated lead frames. The sources are connected to individual pins, so the BTS 7751 **G** can be used in H-bridge- as well as in any other configuration. Both the double high-side and the two low-side switches of the BTS 7751 **G** are manufactured in **SMART SIPMOS**® technology which combines low $R_{\rm DS\ ON}$ vertical DMOS power stages with CMOS control circuitry. The high-side switch is fully protected and contains the control and diagnosis circuitry. Also the low-side switches are fully protected, the equivalent standard product is the **BSP 78**.

In contrast to the **BTS 7750 G**, the **BTS 7751 G** offers an open load in Off-mode detection and slightly increased current limitation.



1.3 Pin Configuration

(top view)




Figure 1



1.4 Pin Definitions and Functions

Pin No.	Symbol	Function
1, 3, 25, 28	DL1	Drain of low-side switch1, lead frame 1 1)
2	IL1	Analog input of low-side switch1
4	N.C.	not connected
5, 10, 19, 24	DHVS	Drain of high-side switches and power supply voltage, lead frame 2 1)
6	GND	Ground
7	IH1	Digital input of high-side switch1
8	ST	Status of high-side switches; open Drain output
9	IH2	Digital input of high-side switch2
11	N.C.	not connected
12, 14, 15, 18	DL2	Drain of low-side switch2, lead frame 3 1)
13	IL2	Analog input of low-side switch2
16,17	SL2	Source of low-side switch2
20,21	SH2	Source of high-side switch2
22,23	SH1	Source of high-side switch1
26,27	SL1	Source of low-side switch1

¹⁾ To reduce the thermal resistance these pins are direct connected via metal bridges to the lead frame.

Pins written in **bold type** need power wiring.



1.5 Functional Block Diagram




Figure 2 Block Diagram



1.6 Circuit Description

Input Circuit

The control inputs IH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the necessary form for driving the power output stages. The inputs are protected by ESD clamp-diodes.

The inputs IL1 and IL2 are connected to the internal gate-driving units of the N-channel vertical power-MOS-FETs.

Output Stages

The output stages consist of an low $R_{\rm DS\,ON}$ Power-MOS H-bridge. In H-bridge configuration, the D-MOS body diodes can be used for freewheeling when commutating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes.

Short Circuit Protection

The outputs are protected against

- output short circuit to ground
- output short circuit to the supply voltage, and
- overload (load short circuit).

An internal OP-Amp controls the Drain-Source-Voltage by comparing the DS-Voltage-Drop with an internal reference voltage. Above this trippoint the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.

In the case of overloaded high-side switches the status output is set to low.

The fully protected low-side switches have no status output.

Overtemperature Protection

The high-side and the low-side switches also incorporate an overtemperature protection circuit with hysteresis which switches off the output transistors. In the case of the high-side switches, the status output is set to low.

Under voltage-Lockout (UVLO)

When $V_{\rm S}$ reaches the switch-on voltage $V_{\rm UVON}$ the IC becomes active with a hysteresis. The High-Side output transistors are switched off if the supply voltage $V_{\rm S}$ drops below the switch off value $V_{\rm UVOFF}$



Open Load Detection

Open load is detected by voltage measurement in Off state. If the output voltage exceeds a specified level the error flag is set with a delay.

Status Flag

The status flag output is an open drain output with Zener-diode which requires a pull-up resistor, c.f. the application circuit on page 14. Various errors as listed in the table "Diagnosis" are detected by switching the open drain output ST to low. Forward current in the integrated body diode of the high-side switch may cause undefined voltage levels at the corresponding status output. The open load detection can be used to detect a short to Vs as long as both low-side switches are off and R_{OL} is disconnected from 5V by BCR192W.

2 Truth table and Diagnosis (valid only for the High-Side-Switches)

•		•	_			•
Flag	IH1	IH2	SH1	SH2	ST	Remarks
	In	puts	Out	tputs		
	0	0	L	L	1	stand-by mode
Normal operation;	0	1	L	Н	1	switch2 active
identical with functional truth table	1	0	Н	L	1	switch1 active
	1	1	Н	Н	1	both switches
						active
Open load at high-side switch 1	0	Х	Z	Х	0	detected
	1	X	Н	X	1	
Open load at high-side switch 2	X	0	X	Z	0	detected
	X	1	X	Н	1	
Overtemperature high-side switch1	0	Х	L	Х	1	
	1	X	L	X	0	detected
Overtemperature high-side switch2	Х	0	Х	L	1	
	X	1	X	L	0	detected
Overtemperature both high-side switches	0	0	L	L	1	
	X	1	L	L	0	detected
	1	X	L	L	0	detected
Under voltage	Х	Х	L	L	1	not detected

Inputs: Outputs: Status:

0 = Logic LOW Z = Output in tristate condition 1 = No error

1 = Logic HIGH L = Output in sink condition 0 = Error

X = don't care H = Output in source condition

X = Voltage level undefined



3 **Electrical Characteristics**

3.1 **Absolute Maximum Ratings**

 $-40 \, ^{\circ}\text{C} < T_{j} < 150 \, ^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

High-Side-Switches (Pins DHVS, IH1,2 and SH1,2)

Supply voltage	V_{S}	- 0.3	42	V	_
Supply voltage for full short circuit protection	$V_{S(SCP)}$		28	V	
HS-drain current*	I_{S}	- 7.5	**	Α	$T_{\rm A}$ = 25°C; t_P < 100 ms
HS-input current	I_{IH}	- 5	5	mA	Pin IH1 and IH2
HS-input voltage	V_{IH}	– 10	16	V	Pin IH1 and IH2

Note: * single pulse ** internally limited

Status Output ST

Status pull up voltage	V_{ST}	- 0.3	5.4	V	
Status Output current	$I_{ m ST}$	- 5	5	mA	Pin ST

Low-Side-Switches (Pins DL1,2, IL1,2 and SL1,2)

Drain-Source-Clamp voltage	$V_{ m DSL}$	42	_	V	$V_{\rm IL}$ = 0 V; $I_{\rm D}$ \leq 1 mA
Supply voltage for short	$V_{\mathrm{DSL(SCP)}}$		30	V	V _{IL} = 5 ∨
circuit protection			20	V	V _{IL} = 10 V
LS-drain current*	I_{DL}	- 7.5	**	Α	$T_{\rm A}$ = 25°C; t_P < 100 ms
LS-input voltage	V_{IL}	- 0.3	10	V	_

Note: * single pulse ** internally limited

Temperatures

Junction temperature	T_{j}	- 40	150	°C	_
Storage temperature	T_{stg}	– 55	150	°C	_

7 **Data Sheet** 2003-03-06



3.1 Absolute Maximum Ratings (cont'd)

 $-40 \, ^{\circ}\text{C} < T_{\text{i}} < 150 \, ^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

Thermal Resistances (one HS-LS-Path active)

LS-junction case	$R_{thjC\;L}$	_	20	K/W	measured to pin 3 or 12
HS-junction case	$R_{thjC\;H}$	_	20	K/W	measured to pin 19
Junction ambient $R_{thja} = T_{j(HS)}/(P_{(HS)} + P_{(LS)})$	R_{thja}	_	60		device soldered to reference PCB with 6 cm ² cooling area

ESD Protection (Human Body Model acc. MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993)

Input LS-Switch	V_{ESD}	_	2	kV	
Input HS-Switch	V_{ESD}	_	1	kV	
Status HS-Switch	V_{ESD}	_	2	kV	
Output LS and HS-Switch	V_{ESD}	_	8	kV	all other pins connected to Ground

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

3.2 Operating Range

 $-40 \, ^{\circ}\text{C} < T_{j} < 150 \, ^{\circ}\text{C}$

Parameter	Symbol	Limit '	Values	Unit	Remarks
		min.	max.		
Supply voltage	V_{S}	$V_{\sf UVOFF}$	42	V	After $V_{\rm S}$ rising above $V_{\rm UVON}$
Input voltages	V_{IH}	- 0.3	15	V	_
Input voltages	V_{IL}	- 0.3	10	V	_
Output current	I_{ST}	0	2	mA	-
Junction temperature	T_{j}	- 40	150	°C	_

Note: In the operating range the functions given in the circuit description are fulfilled.



3.3 Electrical Characteristics

 $I_{\rm SH1}$ = $I_{\rm SH2}$ = $I_{\rm SL1}$ = $I_{\rm SL2}$ = 0 A; - 40 °C < $T_{\rm j}$ < 150 °C; 8 V < $V_{\rm S}$ < 18 V unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Current Consumption HS-switch

Quiescent current	I_{S}	_	5	8	μΑ	IH1 = IH2 = 0 V $T_{\rm j}$ = 25 °C
			_	12	μΑ	IH1 = IH2 = 0 V
Supply current	$I_{\mathbb{S}}$	_	2.2	4.2	mA	IH1 or IH2 = 5 V $V_{\rm S}$ = 12 V
		_	4.4	8.4	mA	IH1 and IH2 = 5 V $V_{\rm S}$ = 12 V
Leakage current of high-side switch	I_{SHLK}	_	_	6	μΑ	$V_{\rm IH} = V_{\rm SH} = 0 \text{ V}$
Leakage current through logic GND in free wheeling condition	I_{LKCL} = I_{FH} + I_{SH}	_	_	10	mA	I _{FH} = 3 A

Current Consumption LS-switch

Input current	I_{IL}	_	8	30	μΑ	$V_{\rm IL}$ = 5 V; normal operation
		_	160	300	μΑ	$V_{\rm IL}$ = 5 V; failure mode
Leakage current of low-side switch	I_{DLLK}	_	2	10	μΑ	V _{IL} = 0 V

Under Voltage Lockout (UVLO) HS-switch

Switch-ON voltage	V_{UVON}	_	_	4.8	V	$V_{ m S}$ increasing
Switch-OFF voltage	V_{UVOFF}	1.8	_	3.5	V	$V_{ m S}$ decreasing
Switch ON/OFF hysteresis	V_{UVHY}	_	1	_	V	$V_{\rm UVON} - V_{\rm UVOFF}$

Data Sheet 9 2003-03-06



3.3 Electrical Characteristics (cont'd)

 $I_{\rm SH1}$ = $I_{\rm SH2}$ = $I_{\rm SL1}$ = $I_{\rm SL2}$ = 0 A; - 40 °C < $T_{\rm j}$ < 150 °C; 8 V < $V_{\rm S}$ < 18 V unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Output stages

Inverse diode of high-side switch; Forward-voltage	V_{FH}	_	8.0	1.2	V	I _{FH} = 3 A
Inverse diode of low-side switch; Forward-voltage	V_{FL}	_	8.0	1.2	V	I _{FL} = 3 A
Static drain-source on-resistance of high-side switch	R _{DS ON H}	_	70	90	mΩ	$I_{\rm SH}$ = 1 A $T_{\rm j}$ = 25 °C
Static drain-source on-resistance of low-side switch	R _{DS ON L}	_	45	60	mΩ	$I_{\rm SL}$ = 1 A; $V_{\rm GL}$ = 5 V $T_{\rm j}$ = 25 °C
Static path on-resistance	$R_{DS\;ON}$	_	_	285	mΩ	$R_{\mathrm{DS\;ON\;H}}+R_{\mathrm{DS\;ON\;L}}$ I_{SH} = 1 A;

Short Circuit of high-side switch to GND

Initial peak SC current	I_{SCPH}	15	23	А	$T_{\rm j}$ = $-40~{\rm ^{\circ}C}$
		11.5	18	Α	T _j = + 25 °C
		8	11.5	Α	T _j = + 150 °C

Short Circuit of high-side switch to $V_{\mathtt{S}}$

Output pull-down-resistor	R_{O}	8	15	35	kΩ	V_{DSL} = 3 V

Short Circuit of low-side switch to $V_{\mathtt{S}}$

Initial peak SC current	I_{SCPL}	23	28	34	Α	<i>T</i> _j = − 40 °C
		18	22	27	Α	<i>T</i> _j = 25 °C
		11.5	14	18	Α	<i>T</i> _j = 150 °C

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions. Protection functions are not designed for continuous or repetitive operation.



3.3 Electrical Characteristics (cont'd)

 $I_{\rm SH1}$ = $I_{\rm SH2}$ = $I_{\rm SL1}$ = $I_{\rm SL2}$ = 0 A; - 40 °C < $T_{\rm j}$ < 150 °C; 8 V < $V_{\rm S}$ < 18 V unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Thermal Shutdown

Thermal shutdown junction temperature	$T_{\rm jSD}$	155	180	190	°C	_
Thermal switch-on junction temperature	$T_{\rm jSO}$	150	170	180	°C	_
Temperature hysteresis	ΔT	_	10	_	°C	$\Delta T = T_{\rm jSD} - T_{\rm jSO}$

Status Flag Output ST of high-side switch

Low output voltage	V _{ST L}	_	0.2	0.6	V	$I_{\rm ST}$ = 1.6 mA
Leakage current	I_{STLK}	_	_	10	μΑ	$V_{\rm ST}$ = 5 V
Zener-limit-voltage	V_{STZ}	5.4		_	V	$I_{\rm ST}$ = 1.6 mA

Open load detection in Off condition

Open load detection	$V_{OUT(OL)}$	1.8	2.8	4	V
voltage	,				

Switching times of high-side switch

Turn-ON-time; to 90% $V_{\rm SH}$	t_{ON}	_	85	180	μs	R_{Load} = 12 Ω V_{S} = 12 V
Turn-OFF-time; to 10% $V_{\rm SH}$	t_{OFF}	_	80	180	μs	R_{Load} = 12 Ω V_{S} = 12 V
Slew rate on 10 to 30% $V_{\rm SH}$	$dV/dt_{\sf ON}$	_	_	1.2	V/μs	R_{Load} = 12 Ω V_{S} = 12 V
Slew rate off 70 to 40% $V_{\rm SH}$	$-dV/$ dt_{OFF}	_	_	1.5	V/µs	R_{Load} = 12 Ω V_{S} = 12 V

Note: switching times are not subject to produvtion tests - specified by design

Data Sheet 11 2003-03-06



3.3 Electrical Characteristics (cont'd)

 $I_{\rm SH1}$ = $I_{\rm SH2}$ = $I_{\rm SL1}$ = $I_{\rm SL2}$ = 0 A; - 40 °C < $T_{\rm j}$ < 150 °C; 8 V < $V_{\rm S}$ < 18 V unless otherwise specified

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Switching times of low-side switch

Turn ON time to 10% $V_{\rm DL}$ $V_{\rm IL}$ = 0 to 10 V	t _{ON}	_	65	150	μs	R_{Load} = 10 Ω V_{S} = 12 V
Turn OFF time; to 90% $V_{\rm DL}$	t_{OFF}	_	55	150	μs	R_{Load} = 10 Ω V_{S} = 12 V
Slew rate on 70 to 50% $V_{\rm SH}$ $V_{\rm IL}$ = 0 to 10 V	$-dV/dt_{ON}$	_	_	1.5	V/µs	R_{Load} = 4.7 Ω V_{S} = 12 V
Slew rate off 50 to 70% $V_{\rm SH}$ $V_{\rm IL}$ = 0 to 10 V	dV/dt_{OFF}	_	_	1.5	V/µs	R_{Load} = 4.7 Ω V_{S} = 12 V

Note: switching times are not subject to produvtion tests - specified by design

Control Inputs of high-side switches GH 1, 2

H-input voltage	$V_{IH\;High}$	_	_	2.5	V	_
L-input voltage	$V_{IH\ Low}$	1	_	_	V	_
Input voltage hysteresis	$V_{IH\;HY}$	_	0.3	_	V	_
H-input current	$I_{IH\;High}$	15	30	60	μΑ	V _{IH} = 5 V
L-input current	I_{IHLow}	5	_	20	μΑ	V _{IH} = 0.4 V
Input series resistance	R_{I}	2.7	4	5.5	kΩ	_
Zener limit voltage	V_{IHZ}	5.4	_	_	V	I _{IH} = 1.6 mA

Control Inputs GL1, 2

Gate-threshold-voltage	$V_{IL\;th}$	0.9	1.7	2.2	V	$I_{\rm DL}$ = 2 mA
------------------------	--------------	-----	-----	-----	---	---------------------

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at T_A = 25°C and the given supply voltage.

Data Sheet 12 2003-03-06






Figure 3
Test Circuit

HS-Source-Current	_	Named during Leakage- Cond.		
$I_{SH1,2}$	I_{SCPH}	$I_{DL\;LK}$		







Figure 4
Application Circuit



4 Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm



Edition 2003-01

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München, Germany
© Infineon Technologies AG 3/13/03.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Data Sheet 16 2003-03-06