

BGM13P Wireless Gecko *Bluetooth* [®] Module Data Sheet

The BGM13P is Silicon Labs' first PCB module solution for Bluetooth 5.0 LE connectivity. It supports long range, high throughput, and regular LE Bluetooth PHYs. Also, with 512 kB of flash and 64 kB of RAM, the BGM13P is suited to meet Bluetooth Mesh networking memory requirements effectively.

Based on the Silicon Labs EFR32BG13 Blue Gecko SoC, the BGM13P delivers robust RF performance, low energy consumption, a wide selection of MCU peripherals, regulatory test certificates for various regions and countries, and a simplified development experience, all in a small form factor. Together with the certified software stacks and powerful tools also offered by Silicon Labs, the BGM13P can minimize the engineering efforts and development costs associated with adding Bluetooth 5.0 or Bluetooth Mesh connectivity to any product, accelerating its time-to-market.

BGM13P modules can be used in a wide variety of applications:

- · IoT end devices and gateways
- · Health, sports and wellness
- · Industrial, home and building automation
- · Beacons
- · Smart phone, tablet, and PC accessories

KEY FEATURES

- · Bluetooth 5.0 LE compliant
- · Fit for Bluetooth Mesh
- · Antenna or U.FL connector variants
- Up to +19 dBm TX power
- -94.8 dBm RX sensitivity at 1 Mbps
- 32-bit ARM® Cortex®-M4 core at 38.4 MHz
- · 512/64 kB of flash/RAM memory
- Autonomous Hardware Crypto Accelerators
- True Random Number Generator
- · 25 GPIO pins
- 12.9 × 15.0 × 2.2 mm



1. Feature List

- Supported Protocols
 - Bluetooth 5.0 LE
 - Bluetooth Mesh
- Wireless System-on-Chip.
 - 2.4 GHz radio
 - TX power up to +19 dBm
 - High Performance 32-bit 38.4 MHz ARM Cortex[®]-M4 with DSP instruction and floating-point unit for efficient signal processing
 - 512 kB flash program memory
 - · 64 kB RAM data memory
 - · Embedded Trace Macrocell (ETM) for advanced debugging
 - Integrated dc-dc
- High Receiver Performance
 - -103.2 dBm sensitivity at 125 kbit/s GFSK
 - · -98.8 dBm sensitivity at 500 kbit/s GFSK
 - -94.8 dBm sensitivity at 1 Mbit/s GFSK
 - · -91.2 dBm sensitivity at 2 Mbit/s GFSK
- Low Energy Consumption
 - 9.9 mA RX current
 - 8.5 mA TX current at 0 dBm output power
 - 87 µA/MHz in Active Mode (EM0)
 - 1.4 μA EM2 DeepSleep current (full RAM retention and RTCC running from LFXO)
 - 1.14 µA EM3 Stop current (State/RAM retention)

Regulatory Certifications

- FCC
- CE
- IC / ISEDC
- MIC / Telec
- Wide Operating Range
 - 1.8 V to 3.8 V single power supply
 - -40 °C to +85 °C
- Dimensions
 - 12.9 × 15.0 × 2.2 mm (W × L × H)

- Support for Internet Security
 - · General Purpose CRC
 - True Random Number Generator (TRNG)
 - 2 × Hardware Cryptographic Accelerators (CRYPTO) for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC
- Wide Selection of MCU Peripherals
 - 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
 - 2 × Analog Comparator (ACMP)
 - 2 × Digital to Analog Converter (VDAC)
 - 3 × Operational Amplifier (Opamp)
 - Digital to Analog Current Converter (IDAC)
 - Low-Energy Sensor Interface (LESENSE)
 - Multi-channel Capacitive Sense Interface (CSEN)
 - 25 pins connected to analog channels (APORT) shared between analog peripherals
 - 25 General Purpose I/O pins with output state retention and asynchronous interrupts
 - 8 Channel DMA Controller
 - 12 Channel Peripheral Reflex System (PRS)
 - 2 × 16-bit Timer/Counter
 - 3 or 4 Compare/Capture/PWM channels
 - 1 × 32-bit Timer/Counter
 - 3 Compare/Capture/PWM channels
 - · 32-bit Real Time Counter and Calendar
 - · 16-bit Low Energy Timer for waveform generation
 - 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
 - · 16-bit Pulse Counter with asynchronous operation
 - 2 × Watchdog Timer
 - 3 × Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I²S)
 - Low Energy UART (LEUART[™])
 - 2 × I²C interface with SMBus support and address recognition in EM3 Stop

2. Ordering Information

Ordering Code	Protocol Stack	Max TX Power	Antenna	Flash (kB)	RAM (kB)	GPIO	Packaging
BGM13P32F512GA-V2	Bluetooth LE	19 dBm	Built-in	512	64	25	Cut Tape
BGM13P32F512GA-V2R	Bluetooth LE	19 dBm	Built-in	512	64	25	Reel
BGM13P32F512GE-V2	Bluetooth LE	19 dBm	U.FL	512	64	25	Cut Tape
BGM13P32F512GE-V2R	Bluetooth LE	19 dBm	U.FL	512	64	25	Reel
BGM13P22F512GA-V2	Bluetooth LE	8 dBm	Built-in	512	64	25	Cut Tape
BGM13P22F512GA-V2R	Bluetooth LE	8 dBm	Built-in	512	64	25	Reel
BGM13P22F512GE-V2	Bluetooth LE	8 dBm	U.FL	512	64	25	Cut Tape
BGM13P22F512GE-V2R	Bluetooth LE	8 dBm	U.FL	512	64	25	Reel

Table 2.1. Ordering Information

For BGM13P32 devices, the maximum TX power for the 125 kbps Bluetooth LE PHY is limited to 14 dBm in order to remain compliant with FCC requirements. End-product manufacturers must verify that the module is configured to meet regulatory limits for each region in accordance with the formal certification test reports.

Devices ship with the Gecko UART DFU bootloader 1.4.1 + NCP application from Bluetooth SDK 2.7.0.0. The firmware settings conform to the diagram shown in 5.1 Network Co-Processor (NCP) Application with UART Host.

Table of Contents

2. Ordering Information 3 33. System Overview 7 3.1 Introduction 7 3.2 Radio 7 3.2 Introduction 7 3.2 A Radio 7 3.2 1 Antenna Interface 7 3.2 2 RFSENSE 8 3.2 3 Packet and State Trace 8 3.2 4 Random Number Generator 8 3.3 Power 9 3.1 Energy Management Unit (EMU) 9 3.3 2 DC-DC Converter 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5 L Clock Management Unit (CMU) 10 3.5 L Clocking 10 3.6 Counters/Timers and PWM 11 3.6 Counters/Timers and PWM 11 3.6 Counters/Timers and PWM 11 3.6 Web Timer/Counter (WTIMER) 11 3.6 Web Timer Counter (WTIMER) 11 3.6 Web Timer Counter (WTIMER) 11 3.6 Units Low Power Wake-up Timer (CRYOTIMER) 11 3.6 Units Low Power Wake-up Timer (CRYOTIMER) 11 3.6 Units Low Power Wake-up Timer (CRYOTIMER) 11	1.	Feature List	. 2
3.1 Introduction 7 3.2 Radio 7 3.2.1 Antenna Interface 7 3.2.2 RFSENSE 8 3.2.3 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.2.5 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.3.4 Derogy Management Unit (EMU) 9 3.3.2 DC-DC Converter 10 3.3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Clocking 11 3.6.1 Timer/Counter (MTIMER) 11 3.6.2 Wide Timer/Counter (MTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Lubra Dow Power Wake-up Timer (CRYOTIMER) 11 3.6.5 Uitra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6	2.	Ordering Information	. 3
3.2 Radio 7 3.2.1 Antenna Interface 7 3.2.2 RFSENSE 8 3.2.3 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.2.5 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.3.1 Energy Management Unit (EMU) 9 3.3.1 De-DC Converter 10 3.3.3 Dower Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripheral Retripheral Reflex Synchronous Receiver/Transmitter (USART) 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.4 Low Energy Sensor Interface (LE	3.	System Overview	. 7
3.2.1 Antenna Interface 7 3.2.2 RFSENSE 8 3.2.3 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.3 Power 9 3.3.1 Energy Management Unit (EMU) 9 3.3 Dever Domains 10 3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.6 Clocking 11 3.6 Clocking 11 3.6 Clocking 11 3.6 Lock Energy Timer (LEMU) 11 3.6.3 Pulse Counter (MTIMER) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 12 3.7 Communications and Other Digital Peripherals 12 </td <td></td> <td>3.1 Introduction</td> <td>. 7</td>		3.1 Introduction	. 7
3.2.2 RFSENSE 8 3.2.3 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.3 Power 9 3.1 Energy Management Unit (EMU) 9 3.2 DC-DC Converter 10 3.3 Power Domains 10 3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5 1 Clock Management Unit (CMU) 10 3.5.1 Iternal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6 Counter/Timers and PWM 11 3.6.1 Timer/Counter (WTIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (UEART) 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (UEART) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (I ² C) 12		3.2 Radio	. 7
3.2.3 Packet and State Trace 8 3.2.4 Random Number Generator 8 3.3 Power 9 3.3.1 Energy Management Unit (EMU) 9 3.3.2 DC-DC Converter 10 3.3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5.1 Clocking 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 12 3.6.7 Watchdog Timer (WDOG). 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Asynchronous Receiver/Transmitter (USART). 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.7.5 Low Energy Universal Asynchronous Receiver/Transmitter (USART). 12			
3.2.4 Random Number Generator 8 3.3 Power 9 3.3.1 Energy Management Unit (EMU) 9 3.3.2 DC-DC Converter 10 3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (UEART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 13 3.8.3 True Random			
3.3 Power 9 3.3.1 Energy Management Unit (EMU) 9 3.3.2 DC-DC Converter 10 3.3.3 Power Domains 10 3.3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5 L Internal Oscillators and Crystals 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (WIMER) 11 3.6.2 Wide Timer/Counter (WIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Utra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7.1 Universal Synchronous Receiver/Transmitter (LEUART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC)			
3.3.1 Energy Management Unit (EMU) 9 3.3.2 DC-DC Converter 10 3.3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clock Management Unit (CMU) 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM. 11 3.6.1 Timer/Counter (ITIMER) 11 3.6.3 Real Time Counter (WTIMER) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7.1 Universal Synchronous Receiver/Transmitter (USART) 12 3.7.1 Universal Asynchronous Receiver/Transmitter (UEUART) 12 3.7.5 Low Energy Universal Asynchronous Receiver/Transmitter (UEUART) 12 3.7.5 Low Energy Sensor Interface (I ² C) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1			
3.3.2 DC-DC Converter 10 3.3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM. 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7.1 Universal Synchronous Receiver/Transmitter (USART) 12 3.7.1 Universal Synchronous Receiver/Transmitter (USART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.4 Security Features 12 3.8.1 Ture Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 <td></td> <td></td> <td></td>			
3.3.3 Power Domains 10 3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (IMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.8.8 Security Features 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 13 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT)			
3.4 General Purpose Input/Output (GPIO) 10 3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (IMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Comparator (ACMP) 13			
3.5 Clocking 10 3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (IIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN)			
3.5.1 Clock Management Unit (CMU) 10 3.5.2 Internal Oscillators and Crystals 11 3.6 Counters/Timers and PWM 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13			
3.5.2 Internal Oscillators and Crystals. 11 3.6 Counters/Timers and PWM. 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.7.6 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13		•	
3.6 Counters/Timers and PWM. 11 3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 11 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (UEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13 <td></td> <td>o</td> <td></td>		o	
3.6.1 Timer/Counter (TIMER) 11 3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (UEUART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13			
3.6.2 Wide Timer/Counter (WTIMER) 11 3.6.3 Real Time Counter and Calendar (RTCC) 11 3.6.4 Low Energy Timer (LETIMER) 11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) 11 3.6.6 Pulse Counter (PCNT) 12 3.6.7 Watchdog Timer (WDOG) 12 3.6.7 Watchdog Timer (WDOG) 12 3.7 Communications and Other Digital Peripherals 12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) 12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (USART) 12 3.7.3 Inter-Integrated Circuit Interface (I ² C) 12 3.7.4 Peripheral Reflex System (PRS) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.7.5 Low Energy Sensor Interface (LESENSE) 12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9.1 Analog Port (APORT) 13 3.9.1 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13			
3.6.3 Real Time Counter and Calendar (RTCC) .11 3.6.4 Low Energy Timer (LETIMER) .11 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) .11 3.6.6 Pulse Counter (PCNT) .12 3.6.7 Watchdog Timer (WDOG) .12 3.6.7 Communications and Other Digital Peripherals .12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (UEUART) .12 3.7.3 Inter-Integrated Circuit Interface (I ² C) .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.3 True Random Number Generator (TRNG) .13 3.8.4 Security Management Unit (SMU) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) .11 3.6.6 Pulse Counter (PCNT) .12 3.6.7 Watchdog Timer (WDOG) .12 3.6.7 Watchdog Timer (WDOG) .12 3.7 Communications and Other Digital Peripherals .12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) .12 3.7.3 Inter-Integrated Circuit Interface (I ² C) .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.6.6 Pulse Counter (PCNT) .12 3.6.7 Watchdog Timer (WDOG) .12 3.6.7 Watchdog Timer (WDOG) .12 3.7 Communications and Other Digital Peripherals .12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (USART) .12 3.7.3 Inter-Integrated Circuit Interface (I ² C) .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.6.7 Watchdog Timer (WDOG). .12 3.7 Communications and Other Digital Peripherals .12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART). .12 3.7.3 Inter-Integrated Circuit Interface (I ² C). .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog. .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN). .13			
3.7 Communications and Other Digital Peripherals .12 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) .12 3.7.3 Inter-Integrated Circuit Interface (I ² C) .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). .12 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART). .12 3.7.3 Inter-Integrated Circuit Interface (I ² C). .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog. .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART). .12 3.7.3 Inter-Integrated Circuit Interface (I ² C). .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13		•	
3.7.3 Inter-Integrated Circuit Interface (I ² C) .12 3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.7.4 Peripheral Reflex System (PRS) .12 3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.8.4 Security Management Unit (SMU) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.7.5 Low Energy Sensor Interface (LESENSE) .12 3.8 Security Features .12 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) .12 3.8.2 Crypto Accelerator (CRYPTO) .13 3.8.3 True Random Number Generator (TRNG) .13 3.8.4 Security Management Unit (SMU) .13 3.9 Analog .13 3.9.1 Analog Port (APORT) .13 3.9.2 Analog Comparator (ACMP) .13 3.9.3 Analog to Digital Converter (ADC) .13 3.9.4 Capacitive Sense (CSEN) .13			
3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9 Analog 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13			
3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) 12 3.8.2 Crypto Accelerator (CRYPTO) 13 3.8.3 True Random Number Generator (TRNG) 13 3.8.4 Security Management Unit (SMU) 13 3.9 Analog 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13		3.8 Security Features	.12
3.8.3 True Random Number Generator (TRNG) . </td <td></td> <td>•</td> <td></td>		•	
3.8.4 Security Management Unit (SMU) 13 3.9 Analog 13 3.9 Analog 13 3.9.1 Analog Port (APORT) 13 3.9.2 Analog Comparator (ACMP) 13 3.9.3 Analog to Digital Converter (ADC) 13 3.9.4 Capacitive Sense (CSEN) 13			
3.9 Analog.			
3.9.1 Analog Port (APORT) .<		3.8.4 Security Management Unit (SMU)	.13
3.9.2 Analog Comparator (ACMP) . <		•	
3.9.3 Analog to Digital Converter (ADC)		• • •	
3.9.4 Capacitive Sense (CSEN)		\bullet ,	
		3.9.5 Digital to Analog Current Converter (IDAC)	

	3.9.6 Digital to Analog Converter (VDAC)														
	3.9.7 Operational Amplifiers														
	3.10 Reset Management Unit (RMU)														
	3.11 Core and Memory														
	3.11.1 Processor Core														
	3.11.2 Memory System Controller (MSC)														
	3.12 Memory Map														
	3.13 Configuration Summary	•	•	·	• •	•	•	·	·		•	•	•	·	.16
4.	Electrical Specifications	• •	• •	•	•	•		•	•	•	•	•	•	•	. 17
	4.1 Electrical Characteristics														
	4.1.1 Absolute Maximum Ratings														
	4.1.2 Operating Conditions														
	4.1.3 DC-DC Converter														
	4.1.4 Current Consumption														
	4.1.5 Wake Up Times														
	4.1.6 Brown Out Detector (BOD) . <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>														
	4.1.7 Frequency Synthesizer														
	4.1.9 Oscillators														
	4.1.10 Flash Memory Characteristics														
	4.1.11 General-Purpose I/O (GPIO)														
	4.1.12 Voltage Monitor (VMON).														
	4.1.13 Analog to Digital Converter (ADC)														
	4.1.14 Analog Comparator (ACMP)														
	4.1.15 Digital to Analog Converter (VDAC)														
	4.1.16 Current Digital to Analog Converter (IDAC)														.42
	4.1.17 Capacitive Sense (CSEN)														
	4.1.18 Operational Amplifier (OPAMP)														
	4.1.19 Pulse Counter (PCNT)														
	4.1.20 Analog Port (APORT)														
	4.1.21 I2C														
	4.1.22 USART SPI	•	•	·	• •	•	•	·	•	• •	•	·	•	·	.00
5.	Typical Connection Diagrams	•	•	•	•	•	•	•	•	•	•	•	•		55
	5.1 Network Co-Processor (NCP) Application with UART Ho	ost					•		•		•		•		.55
	5.2 SoC Application	•				•	•				•	•	·	•	.55
6.	Layout Guidelines									•					. 56
	6.1 Module Placement and Application PCB Layout Guidelin	nes													.56
	6.2 Effect of Plastic and Metal Materials														.57
	6.3 Locating the Module Close to Human Body														.57
	6.4 2D Radiation Pattern Plots														.58
7.	Hardware Design Guidelines														. 60
-	7.1 Power Supply Requirements														
		-	-	-		•	-	-	-	•	•	•	-	-	

7.2 Reset Functions	60
7.3 Debug and Firmware Updates	.60
8. Pin Definitions	61
8.1 BGM13P Device Pinout	.61
8.2 GPIO Functionality Table	.63
8.3 Alternate Functionality Overview	72
8.4 Analog Port (APORT) Client Maps	.83
9. Package Specifications	92
9.1 Package Outline	.92
9.2 Recommended PCB Land Pattern	93
9.3 Package Marking	94
10. Soldering Recommendations	95
11. Certifications	96
11.1 Qualified Antenna Types	96
11.2 Bluetooth	96
11.3 CE	96
11.4 FCC	97
11.5 ISED Canada	.98
11.6 Japan	00
11.7 KC South Korea	00
11.8 NCC Taiwan	01
12. Revision History	02

3. System Overview

3.1 Introduction

The BGM13P product family combines an energy-friendly MCU with a highly integrated radio transceiver and a high performance, ultra robust antenna. The devices are well suited for any battery operated application, as well as other system where ultra-small size, reliable high performance RF, low-power consumption and easy application development are key requirements. This section gives a short introduction to the full radio and MCU system.





Figure 3.1. BGM13P Block Diagram

3.2 Radio

The BGM13P features a radio transceiver supporting Bluetooth[®] low energy protocol. It features a memory buffer and a low-voltage circuit that can withstand extremely high data rates.

3.2.1 Antenna Interface

The BGM13P has two antenna solution variants. One of them is a high-performance integrated chip antenna (BGM13PxxFxxxA) and the other is a U.FL connector to attach an external antenna to the module (BGM13PxxFxxxxE).

Table 3.1. Antenna Efficiency and Peak Gain

Parameter	With optimal layout	Note
Efficiency		Antenna efficiency, gain and radiation pattern are highly depend-
Peak gain		ent on the application PCB layout and mechanical design. Refer to 6. Layout Guidelines for PCB layout and antenna integration guidelines for optimal performance.

3.2.2 RFSENSE

The RFSENSE block generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

3.2.3 Packet and State Trace

The BGM13P Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- Multiplexed transmitted data, received data and state / meta information in a single serial data stream

3.2.4 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

3.3 Power

The BGM13P has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An integrated dc-dc buck regulator is utilized to further reduce the current consumption. Figure 3.2 Power Supply Configuration for +8 dBm Devices on page 9 and Figure 3.3 Power Supply Configuration for +19 dBm Devices on page 9 show how the external and internal supplies of the module are connected for different part numbers.



Figure 3.2. Power Supply Configuration for +8 dBm Devices



Figure 3.3. Power Supply Configuration for +19 dBm Devices

3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the dc-dc regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.3.2 DC-DC Converter

The dc-dc buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3. Patented RF noise mitigation allows operation of the dc-dc converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The dc-dc converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the dc-dc input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.3.3 Power Domains

The BGM13P has two peripheral power domains for operation in EM2 and EM3. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Table 3.2. Peripheral Power Subdomains

Peripheral Power Domain 1	Peripheral Power Domain 2
ACMP0	ACMP1
PCNT0	CSEN
ADC0	VDAC0
LETIMER0	LEUART0
LESENSE	12C0
APORT	12C1
-	IDAC

3.4 General Purpose Input/Output (GPIO)

BGM13P has up to 25 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.5 Clocking

3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the BGM13P. Individual enabling and disabling of clocks to all peripherals is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.5.2 Internal Oscillators and Crystals

The BGM13P fully integrates several oscillator sources and two crystals.

- The high-frequency crystal oscillator (HFXO) and integrated 38.4 MHz crystal provide a precise timing reference for the MCU and radio.
- The low-frequency crystal oscillator (LFXO) and integrated 32.768 kHz crystal provide an accurate timing reference for low energy modes and the real-time-clock circuits.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire Viewer port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation where high accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.6 Counters/Timers and PWM

3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER_0 only.

3.6.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

A secondary RTC is used by the RF protocol stack for event scheduling, leaving the primary RTCC block available exclusively for application software.

3.6.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.6.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The peripheral may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.6.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.7 Communications and Other Digital Peripherals

3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O interface. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.7.3 Inter-Integrated Circuit Interface (I²C)

The I²C interface enables communication between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C peripheral allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripherals without software involvement. Peripherals producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals, which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.7.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.8 Security Features

3.8.1 General Purpose Cyclic Redundancy Check (GPCRC)

The GPCRC block implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO1 block is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention.

CRYPTO also provides trigger signals for DMA read and write operations.

3.8.3 True Random Number Generator (TRNG)

The TRNG is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

3.8.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.9 Analog

3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog peripherals on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.9.4 Capacitive Sense (CSEN)

The CSEN peripheral is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN peripheral uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The peripheral can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

3.9.5 Digital to Analog Current Converter (IDAC)

The IDAC can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 μ A and 64 μ A with several ranges consisting of various step sizes.

3.9.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.9.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC peripheral or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the BGM13P. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.11 Core and Memory

3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- · Up to 512 kB flash program memory
- Up to 64 kB RAM data memory
- Configuration and event handling of all peripherals
- · 2-pin Serial-Wire debug interface

3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling so-phisticated operations to be implemented.

3.12 Memory Map

The BGM13P memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

CM4 Peripherals	0xfffffffe 0xe0100000 0xe00fffff 0xe0000000			
	0x460f0400 0x460f0400 0x460f03ff			
Bit Set (Peripherals / CRYPTO0)	0×46000000 0×45ffffff			0xe0100000
Bit Clear	0x440f0400 0x440f03ff		CM4 ROM Table	0xe0100000 0xe00ff000 0xe0042000
(Peripherals / CRYPTO0)	0x44000000 0x43ffffff		ETM TPIU	0xe0041000 0xe0040000
Bit-Band (Peripherals / CRYPTO0)	0x43e08000 0x43e07fff		System Control Space FPB	0xe000f000 0xe000e000 0xe0003000
	0x42000000 0x41ffffff 0x400f0400 0x400f03ff		DWT ITM	0xe0002000 0xe0001000 0xe0000000
CRYPTO0 Peripherals	0x400f0000 0x400effff			0×10010800
	0×40000000 0×3fffffff 0×22800000		RAM2 (code space) RAM1	0×10010000
SRAM (bit-band)	0x227fffff 0x22000000 0x21ffffff		Ccode space) RAMO (code space)	0×10008000
RAM2 (data space)	0×20010800 0×200107ff 0×20010000		Chip config	0x1000000 0x0fe08400 0x0fe08000
RAM1 (data space)	0x2000ffff 0x20008000		Lock bits	0x0fe04800 0x0fe04800 0x0fe04000
RAM0 (data space)	0x20007fff 0x20000000 0x1fffffff	/	User Data	0x0fe00800 0x0fe00000 0x00080000
Code			F l ash (512 KB)	0,00000000
	0×00000000			0×00000000

Figure 3.4. BGM13P Memory Map — Core Peripherals and Code Space

0x400e6000	PRS	l.		0xfffffffe
0x400e6000 0x400e5400 0x400e5000	RMU	N		0×e0100000
0x400e4400 0x400e4000	СМО	\ \		0xe00fffff
	EMU		CM4 Peripherals	0×e0000000
0x400e2000 0x400e1400	LDMA			0xdfffffff
0x400e3400 0x400e2000 0x400e1400 0x400e1400 0x400e1000 0x400e0800	FPUEH			0×460f0400
0x400e0000 0x40088400	MSC		D 1 D 1	0x460f03ff
0x40088000 0x40087400	RESENSE		Bit Set (Peripherals / CRYPTOO)	
0x40087000 0x40087000 0x40086800 0x40086000	AGC		······································	0×46000000
0x40086000	MODEM			0x45ffffff
0x40085400 0x40085000	PROTIMER	\		0x440f0400
0x40085000 0x40084400 0x40084400	RAC		Bit Clear	0x440f03ff
0x40083400 0x40083000	SYNTH		(Peripherals / CRYPTO0)	
0x40083000 0x40082400 0x40082000	CRC			0×44000000
0x40081400 0x40081000	BUFC	L N		0x43ffffff
0x40080400 0x40080000	FRC			0x43e08000 0x43e07fff
0x40055000 0x40055000 0x40052800 0x40052800 0x40052400 0x40052400	LESENSE		Bit-Band	0245607111
0x40052800 0x40052400	WDOG1 WDOG0		(Peripherals / CRYPTO0)	
0x40052000		\		0x42000000 0x41ffffff
0x4004e400 0x4004e000 0x4004a400	PCNTO			
	LEUARTO			0x400f0400 0x400f03ff
0x40046000 0x40046000 0x40046000 0x40044400 0x40042000 0x40042000 0x40042000 0x40042000	LETIMERO	1	CRYPTO0	0×400f0000
0x40044000	PRORIC			0x400r0000
0x40042400	RICC		Peripherals	0×40000000
0x40022400 0x40022000 0x4001f400	SMU	/		0x3fffffff
0x4001t000	CSEN			0×22800000
0x4001e400 0x4001e000 0x4001d400	CRYOTIMER	/		0x227fffff
0x4001d000	TRNG0		SRAM (bit-band)	0×22000000
0x4001c400 0x4001c000	GPCRC	/		0x21ffffff
0x4001a400 0x4001a000	WIIMERO	1		0×20010800
0x4001a000 0x40018800 0x40018400 0x40018400 0x40018000	I MERI I MERO		RAM2 (data space)	0x200107ff
	USAR12			0×20010000
0x40010800 0x40010400	USARTI		RAM1 (data space)	0x2000ffff
0x40010000 0x4000c800	USARIO	/		0×20008000
0x4000c400 0x4000c000	12C1 12C0		RAM0 (data space)	0x20007fff
0x4000b000 0x4000a000	GPIO		······································	0×20000000
0x40008400 0x40008000	VDAC0			0x1fffffff
0x40006400 0x40006000	DACO			
0x40008000 0x40002400 0x40002000	ADCO		Code	
0x40002000 0x40000800 0x40000400	ACMP1	1		
0x400000400	ACMPU			0×00000000

Figure 3.5. BGM13P Memory Map — Peripherals

3.13 Configuration Summary

Many peripherals on the BGM13P are available in multiple instances. However, certain USART, TIMER and WTIMER instances implement only a subset of the full features for that peripheral type. The table below describes the specific features available on these peripheral instances. All remaining peripherals support full configuration.

Table 3.3. Configuration Summary

Peripheral	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	IrDA I ² S SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	IrDA SmartCard	US2_TX, US2_RX, US2_CLK, US2_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB}=25 °C and V_{DD}= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

The BGM13P module has only one external supply pin (VDD). There are several internal supply rails mentioned in the electrical specifications, whose connections vary based on transmit power configuration. Refer to 3.3 Power for the relationship between the module's external VDD pin and internal voltage supply rails.

Refer to Table 4.2 General Operating Conditions on page 19 for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stress levels beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions beyond those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1.	Absolute	Maximum	Ratings
------------	----------	---------	---------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-40	_	85	°C
Voltage on any supply pin	V _{DDMAX}		-0.3		3.8	V
Voltage ramp rate on any supply pin	V _{DDRAMPMAX}		_		1	V / µs
DC voltage on any GPIO pin	V _{DIGPIN}	5V tolerant GPIO pins ^{1 2 3}	-0.3	_	Min of 5.25 and IOVDD +2	V
		Standard GPIO pins	-0.3		IOVDD+0.3	V
Maximum RF level at input	P _{RFMAX2G4}		_	_	10	dBm
Total current into supply pins	I _{VDDMAX}	Source	_	_	200	mA
Total current into VSS ground lines	IVSSMAX	Sink	_	_	200	mA
Current per I/O pin	I _{IOMAX}	Sink	_		50	mA
		Source	_	_	50	mA
Current for all I/O pins	I _{IOALLMAX}	Sink	_	_	200	mA
		Source	_	_	200	mA
Junction temperature	TJ		-40	_	105	°C

Note:

1. When a GPIO pin is routed to the analog block through the APORT, the maximum voltage = IOVDD.

2. Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.

3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO_Px_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

4.1.2 Operating Conditions

The following subsections define the recommended operating conditions for the module.

4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Operating ambient tempera- ture range	T _A	-G temperature grade	-40	25	85	°C
VDD operating supply volt-	V _{VDD}	DCDC in regulation	2.4	3.3	3.8	V
age		DCDC in bypass, 50mA load	1.8	3.3	3.8	V
HFCORECLK frequency	f _{CORE}	VSCALE2, MODE = WS1	_		40	MHz
		VSCALE0, MODE = WS0	_		20	MHz
HFCLK frequency	f _{HFCLK}	VSCALE2	_	_	40	MHz
		VSCALE0	_	—	20	MHz

4.1.3 DC-DC Converter

Test conditions: V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	—	V _{VREGVDD} MAX	V
		Low noise (LN) mode, 1.8 V out- put, I_{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V out- put, I_{DCDC_LOAD} = 10 mA	2.4		V _{VREGVDD} MAX	V
Output voltage programma- ble range ¹	V _{DCDC_O}		1.8	_	V _{VREGVDD}	V
Max load current	ILOAD_MAX	Low noise (LN) mode, Medium or Heavy Drive ²		_	70	mA
		Low noise (LN) mode, Light Drive ²		_	50	mA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 0		_	75	μA
		Low power (LP) mode, LPCMPBIASEMxx ³ = 3	_	—	10	mA

Table 4.3. DC-DC Converter

Note:

1. Due to internal dropout, the dc-dc output will never be able to reach its input voltage, $V_{VREGVDD}$.

2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=15.

3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU_DCDCLOEM01CFG register, depending on the energy mode.

4.1.4 Current Consumption

4.1.4.1 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VDD = 3.3 V. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 °C.

Table 4.4. Current Consumption 3.3 V using DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_DCM	38.4 MHz crystal, CPU running while loop from flash ²	_	87	_	µA/MHz
abled, dc-dc in Low Noise DCM mode ¹		38 MHz HFRCO, CPU running Prime from flash	_	69		µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	70	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	82	—	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	76	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	615	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_CCM	38.4 MHz crystal, CPU running while loop from flash ²	_	97	—	µA/MHz
abled, dc-dc in Low Noise CCM mode ³		38 MHz HFRCO, CPU running Prime from flash	_	80	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	81	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	92	_	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	94	_	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	1145	_	µA/MHz
Current consumption in EM0 mode with all peripherals dis-	IACTIVE_CCM_VS	19 MHz HFRCO, CPU running while loop from flash	_	101	_	µA/MHz
abled and voltage scaling enabled, DCDC in Low Noise CCM mode ³		1 MHz HFRCO, CPU running while loop from flash	_	1124	—	µA/MHz
Current consumption in EM1	I _{EM1_DCM}	38.4 MHz crystal ²	_	56		µA/MHz
mode with all peripherals dis- abled, dc-dc in Low Noise		38 MHz HFRCO	_	39	_	µA/MHz
DCM mode ¹		26 MHz HFRCO	_	46		µA/MHz
		1 MHz HFRCO	_	588		µA/MHz
Current consumption in EM1	I _{EM1_DCM_VS}	19 MHz HFRCO	_	50		µA/MHz
mode with all peripherals dis- abled and voltage scaling enabled, dc-dc in Low Noise DCM mode ¹		1 MHz HFRCO	_	572	_	µA/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, with voltage scaling	I _{EM2_VS}	Full 64 kB RAM retention and RTCC running from LFXO	_	1.4	_	μA
enabled, dc-dc in LP mode ⁴		Full 64 kB RAM retention and RTCC running from LFRCO	_	1.5	_	μA
		1 bank RAM retention and RTCC running from LFRCO ⁵	_	1.3	—	μA
Current consumption in EM3 mode, with voltage scaling enabled	I _{EM3_VS}	Full 64 kB RAM retention and CRYOTIMER running from ULFR- CO	_	1.14	_	μA
Current consumption in EM4H mode, with voltage scaling enabled	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.75	_	μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.44	_	μA
		128 byte RAM retention, no RTCC	_	0.42		μA
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.07	_	μA

Note:

1. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.

2. CMU_HFXOCTRL_LOWPOWER=0.

3. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.

4. DCDC Low Power Mode = Medium Drive, LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIMSEL=1, ANASW=DVDD.

5. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

4.1.4.2 Current Consumption Using Radio

Unless otherwise indicated, typical conditions are: VDD = 3.3 V. T = 25 °C. DC-DC on. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 °C.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Current consumption in re- ceive mode, active packet	I _{RX_ACTIVE}	125 kbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	10.5	_	mA
reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), $T \le 85 \text{ °C}$		500 kbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	10.4	_	mA
		1 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	—	9.9	_	mA
		2 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	10.6	_	mA
Current consumption in re- ceive mode, listening for packet (MCU in EM1 @ 38.4 MHz, peripheral clocks disa- bled), $T \le 85 \ ^{\circ}C$	I _{RX_LISTEN}	125 kbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	_	10.5	_	mA
		500 kbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	_	10.5	_	mA
		1 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	—	10.9	_	mA
		2 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling	—	11.6	_	mA
Current consumption in transmit mode (MCU in EM1	I _{TX}	F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 3	—	8.5	_	mA
@ 38.4 MHz, peripheral clocks disabled), T ≤ 85 °C		F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 1	_	9.6	_	mA
		F = 2.4 GHz, CW, 8 dBm output power	_	27.1	_	mA
		F = 2.4 GHz, CW, 19 dBm output power		131	—	mA

Table 4.5. Current Consumption Using Radio

4.1.5 Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wake up time from EM1	t _{EM1_WU}		_	3	_	AHB Clocks
Wake up from EM2	t _{EM2_WU}	Code execution from flash	_	10.9		μs
		Code execution from RAM	_	3.8		μs
Wake up from EM3	t _{EM3_WU}	Code execution from flash	_	10.9		μs
		Code execution from RAM	_	3.8		μs
Wake up from EM4H ¹	t _{EM4H_WU}	Executing from flash	_	90	_	μs
Wake up from EM4S ¹	t _{EM4S_WU}	Executing from flash	_	300	_	μs
Time from release of reset	t _{RESET}	Soft Pin Reset released	_	51		μs
source to first instruction ex- ecution		Any other reset released	—	358	_	μs
Power mode scaling time	t _{SCALE}	VSCALE0 to VSCALE2, HFCLK = 19 MHz ^{2 3}	_	31.8	_	μs
		VSCALE2 to VSCALE0, HFCLK = 19 MHz ⁴	_	4.3		μs

Table 4.6. Wake Up Times

Note:

1. Time from wake up request until first instruction is executed. Wakeup results in device reset.

2. Scaling up from VSCALE0 to VSCALE2 requires approximately 30.3 µs + 28 HFCLKs.

3. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV/μs for approximately 20 μs. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μF capacitor) to 70 mA (with a 2.7 μF capacitor).

4. Scaling down from VSCALE2 to VSCALE0 requires approximately 2.8 µs + 29 HFCLKs.

4.1.6 Brown Out Detector (BOD)

Table 4.7. Brown Out Detector (BOD)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
AVDD BOD threshold	V _{AVDDBOD}	AVDD rising	_	_	1.8	V
		AVDD falling (EM0/EM1)	1.62	_	_	V
		AVDD falling (EM2/EM3)	1.53	_	_	V
AVDD BOD hysteresis	VAVDDBOD_HYST		_	20	_	mV
AVDD BOD response time	t _{AVDDBOD_DELAY}	Supply drops at 0.1V/µs rate		2.4	_	μs
EM4 BOD threshold	V _{EM4DBOD}	AVDD rising	_	—	1.7	V
		AVDD falling	1.45	_	_	V
EM4 BOD hysteresis	V _{EM4BOD_HYST}		_	25	_	mV
EM4 BOD response time	t _{EM4BOD_DELAY}	Supply drops at 0.1V/µs rate	—	300	_	μs

4.1.7 Frequency Synthesizer

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
RF synthesizer frequency range	f _{RANGE}	2400 - 2483.5 MHz	2400	_	2483.5	MHz
LO tuning frequency resolu- tion with 38.4 MHz crystal	f _{RES}	2400 - 2483.5 MHz	_	_	73	Hz
Frequency deviation resolu- tion with 38.4 MHz crystal	df _{RES}	2400 - 2483.5 MHz	_	_	73	Hz
Maximum frequency devia- tion with 38.4 MHz crystal	df _{MAX}	2400 - 2483.5 MHz	-	_	1677	kHz

Table 4.8. Frequency Synthesizer

4.1.8 2.4 GHz RF Transceiver Characteristics

4.1.8.1 RF Transmitter General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.9. RF Transmitter General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Maximum TX power ¹	POUT _{MAX}	19 dBm-rated part numbers.	_	19	—	dBm
		8 dBm-rated part numbers	_	8	—	dBm
Minimum active TX Power	POUT _{MIN}	CW		-27	_	dBm
Output power step size	POUT _{STEP}	-5 dBm< Output power < 0 dBm	_	0.5	_	dB
		0 dBm < output power < POUT _{MAX}	_	0.5	_	dB
Dutput power variation vs upply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VDD} < 3.3 V, dc-dc in by- pass, BGM13P32	_	4.8	_	dB
		2.4 V < V _{VDD} < 3.3 V, BGM13P22	_	0.05	_	dB
		2.4 V < V _{VDD} < 3.3 V using dc-dc converter, BGM13P32	_	1.9	_	dB
Output power variation vs	POUT _{VAR_T}	From -40 to +85 °C, BGM13P22	_	1.7	_	dB
temperature at POUT _{MAX}		From -40 to +85 °C, BGM13P32	_	1.6	_	dB
Output power variation vs RF frequency at POUT _{MAX}	POUT _{VAR_F}	Over RF tuning frequency range		0.3	_	dB
RF tuning frequency range	F _{RANGE}		2400		2483.5	MHz

Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.8.2 RF Receiver General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.10. RF Receiver General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		2400	_	2483.5	MHz
Receive mode maximum spurious emission	SPUR _{RX}	30 MHz to 1 GHz	—	-57	—	dBm
		1 GHz to 12 GHz	—	-47	_	dBm
Max spurious emissions dur- ing active receive mode, per FCC Part 15.109(a)	SPUR _{RX_FCC}	216 MHz to 960 MHz, Conducted Measurement	_	-55.2	_	dBm
		Above 960 MHz, Conducted Measurement	—	-47.2	_	dBm

4.1.8.3 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.11. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

_	-103.2	_	dBm
_	-102.8	_	dBm

Note:

1. Reference signal is defined 2GFSK at -79 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 125 kbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

4.1.8.4 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.12. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Sensitivity, 0.1% BER	SENS	Signal is reference signal ¹ . Using dc-dc converter.	_	-98.8	-	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	_	-97.6	_	dBm

Note:

1. Reference signal is defined 2GFSK at -72 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 500 kbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

4.1.8.5 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.13. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Sensitivity, 0.1% BER	SENS	Signal is reference signal ¹ . Using dc-dc converter.	_	-94.8	_	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	_	-94.4	_	dBm

Note:

1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 1 Mbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

4.1.8.6 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VDD = 3.3 V. DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.14. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Sensitivity, 0.1% BER	SENS	Signal is reference signal ¹ . Using dc-dc converter.	—	-91.2	—	dBm
		With non-ideal signals as speci- fied in RF-PHY.TS.4.2.2, section 4.6.1.	_	-91.1	_	dBm
Note:						

1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bt rate = 2 Mbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.

4.1.9 Oscillators

4.1.9.1 Low-Frequency Crystal Oscillator (LFXO)

Table 4.15. Low-Frequency Crystal Oscillator (LFXO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Crystal frequency	f _{LFXO}		—	32.768	_	kHz
Overall frequency tolerance in all conditions ¹	FT _{LFXO}		-100		100	ppm
Note: 1. Nominal crystal frequenc	y tolerance of ± 20	ppm.				

4.1.9.2 High-Frequency Crystal Oscillator (HFXO)

Table 4.16. High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Crystal frequency	f _{HFXO}	38.4 MHz required for radio trans- ciever operation	—	38.4	—	MHz
Frequency tolerance for the crystal	FT _{HFXO}		-40		40	ppm

4.1.9.3 Low-Frequency RC Oscillator (LFRCO)

Table 4.17. Low-Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Oscillation frequency	f _{LFRCO}	ENVREF ¹ = 1	31.3	32.768	33.6	kHz
		ENVREF ¹ = 0	31.3	32.768	33.4	kHz
Startup time	t _{LFRCO}		_	500	_	μs
Current consumption ²	I _{LFRCO}	ENVREF = 1 in CMU_LFRCOCTRL	_	342	_	nA
		ENVREF = 0 in CMU_LFRCOCTRL	-	494	_	nA
Note:	L	1		1	1	1

1. In CMU_LFRCOCTRL register.

2. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency accuracy	f _{HFRCO_ACC}	At production calibrated frequen- cies, across supply voltage and temperature	-2.5	_	2.5	%
Start-up time	t _{HFRCO}	f _{HFRCO} ≥ 19 MHz	_	300	_	ns
		4 < f _{HFRCO} < 19 MHz	_	1	_	μs
		f _{HFRCO} ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I _{HFRCO}	f _{HFRCO} = 38 MHz	_	267	299	μA
supplies		f _{HFRCO} = 32 MHz	_	224	248	μA
		f _{HFRCO} = 26 MHz	_	189	211	μA
		f _{HFRCO} = 19 MHz	_	154	172	μA
		f _{HFRCO} = 16 MHz	—	133	148	μA
		f _{HFRCO} = 13 MHz	_	118	135	μA
		f _{HFRCO} = 7 MHz	_	89	100	μA
		f _{HFRCO} = 4 MHz	—	34	44	μA
		f _{HFRCO} = 2 MHz	_	29	40	μA
		f _{HFRCO} = 1 MHz	_	26	36	μA
Coarse trim step size (% of period)	SS _{HFRCO_COARS}		_	0.8	_	%
Fine trim step size (% of pe- riod)	SS _{HFRCO_FINE}		_	0.1	_	%
Period jitter	PJ _{HFRCO}		_	0.2	_	% RMS
Frequency limits	f _{HFRCO_BAND}	FREQRANGE = 0, FINETUNIN- GEN = 0	3.47	_	6.15	MHz
		FREQRANGE = 3, FINETUNIN- GEN = 0	6.24		11.45	MHz
		FREQRANGE = 6, FINETUNIN- GEN = 0	11.3	_	19.8	MHz
		FREQRANGE = 7, FINETUNIN- GEN = 0	13.45	_	22.8	MHz
		FREQRANGE = 8, FINETUNIN- GEN = 0	16.5	_	29.0	MHz
		FREQRANGE = 10, FINETUNIN- GEN = 0	23.11	_	40.63	MHz
		FREQRANGE = 11, FINETUNIN- GEN = 0	27.27	_	48	MHz
		FREQRANGE = 12, FINETUNIN- GEN = 0	33.33	_	54	MHz

Table 4.18. High-Frequency RC Oscillator (HFRCO)

4.1.9.5 Ultra-low Frequency RC Oscillator (ULFRCO)

Table 4.19. Ultra-low Frequency RC Oscillator (ULFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Oscillation frequency	f _{ULFRCO}		0.95	1	1.07	kHz

4.1.10 Flash Memory Characteristics¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC _{FLASH}		10000	_	_	cycles
Flash data retention	RET _{FLASH}		10	_	_	years
Word (32-bit) programming time	tw_prog	Burst write, 128 words, average time per word	20	26.3	30	μs
		Single word	62	68.9	80	μs
Page erase time ²	t _{PERASE}		20	29.5	40	ms
Mass erase time ³	t _{MERASE}		20	30	40	ms
Device erase time ^{4 5}	t _{DERASE}		_	56.2	70	ms
Erase current ⁶	I _{ERASE}	Page Erase	_	_	2.0	mA
Write current ⁶	I _{WRITE}		_	_	3.5	mA
Supply voltage during flash erase and write	V _{FLASH}		1.62		3.6	V

Table 4.20. Flash Memory Characteristics¹

Note:

- 1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
- 2. From setting the ERASEPAGE bit in MSC_WRITECMD to 1 until the BUSY bit in MSC_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 3. Mass erase is issued by the CPU and erases all flash.
- 4. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
- 5. From setting the DEVICEERASE bit in AAP_CMD to 1 until the ERASEBUSY bit in AAP_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.

6. Measured at 25 °C.

4.1.11 General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IL}	GPIO pins	—	—	VDD*0.3	V
Input high voltage	V _{IH}	GPIO pins	VDD*0.7	—	—	V
Output high voltage relative	V _{OH}	Sourcing 3 mA, VDD \geq 3 V,	VDD*0.8		_	V
to IOVDD		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 1.2 mA, VDD ≥ 1.62 V,	VDD*0.6		_	V
		DRIVESTRENGTH ¹ = WEAK				
		Sourcing 20 mA, VDD ≥ 3 V,	VDD*0.8		_	V
		DRIVESTRENGTH ¹ = STRONG				
		Sourcing 8 mA, VDD ≥ 1.62 V,	VDD*0.6	_	_	V V V
		DRIVESTRENGTH ¹ = STRONG				
Output low voltage relative to	V _{OL}	Sinking 3 mA, IOVDD ≥ 3 V,	_		VDD*0.2	V
IOVDD		DRIVESTRENGTH ¹ = WEAK				
		Sinking 1.2 mA, VDD \geq 1.62 V,	_	_	VDD*0.4	V
		DRIVESTRENGTH ¹ = WEAK				
		Sinking 20 mA, VDD ≥ 3 V,	_	_	VDD*0.2	V
		DRIVESTRENGTH ¹ = STRONG				
		Sinking 8 mA, VDD ≥ 1.62 V,	_	_	VDD*0.4	V
		DRIVESTRENGTH ¹ = STRONG				
Input leakage current	I _{IOLEAK}	GPIO ≤ VDD	_	0.1	30	nA
Input leakage current on 5VTOL pads above VDD	I _{5VTOLLEAK}	VDD < GPIO ≤ VDD + 2 V	-	3.3	15	μA
I/O pin pull-up/pull-down re- sistor	R _{PUD}		30	40	65	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t _{IOGLITCH}		15	25	45	ns
Output fall time, From 70%	t _{IOOF}	C _L = 50 pF,	_	1.8	_	ns
to 30% of V _{DD}		DRIVESTRENGTH ¹ = STRONG,				
		SLEWRATE ¹ = 0x6				
		C _L = 50 pF,		4.5	_	ns
		DRIVESTRENGTH ¹ = WEAK,				
		SLEWRATE ¹ = 0x6				

Table 4.21. General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output rise time, From 30% to 70% of V_{DD}	t _{IOOR}	C _L = 50 pF,	_	2.2	_	ns
		DRIVESTRENGTH ¹ = STRONG,				
		SLEWRATE = 0x6 ¹				
		C _L = 50 pF,	_	7.4	_	ns
		DRIVESTRENGTH ¹ = WEAK,				
		SLEWRATE ¹ = 0x6				
Note:				1	1	
1. In GPIO_Pn_CTRL regis	iter.					

4.1.12 Voltage Monitor (VMON)

Table 4.22.	Voltage	Monitor	(VMON)
-------------	---------	---------	--------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply current (including	I _{VMON}	In EM0 or EM1, 1 active channel	_	6.3	8	μA
I_SENSE)		In EM0 or EM1, All channels ac- tive	—	12.5	15	μA
		In EM2, EM3 or EM4, 1 channel active and above threshold	_	62	_	nA
		In EM2, EM3 or EM4, 1 channel active and below threshold	—	62	—	nA
		In EM2, EM3 or EM4, All channels active and above threshold	—	99	—	nA
		In EM2, EM3 or EM4, All channels active and below threshold	—	99	—	nA
Loading of monitored supply	I _{SENSE}	In EM0 or EM1	—	2	_	μA
		In EM2, EM3 or EM4	_	2	_	nA
Threshold range	V _{VMON_RANGE}		1.62	—	3.4	V
Threshold step size	N _{VMON_STESP}	Coarse	_	200	_	mV
		Fine	_	20	_	mV
Response time	t _{VMON_RES}	Supply drops at 1V/µs rate	—	460	_	ns
Hysteresis	V _{VMON_HYST}		_	26	_	mV

4.1.13 Analog to Digital Converter (ADC)

Specified at 1 Msps, ADCCLK = 16 MHz, BIASPROG = 0, GPBIASACC = 0, unless otherwise indicated.

Table 4.23. Analog to Digital Converter (ADC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	VRESOLUTION		6	—	12	Bits
Input voltage range ¹	V _{ADCIN}	Single ended	_	—	V _{FS}	V
		Differential	-V _{FS} /2	_	V _{FS} /2	V
Input range of external refer- ence voltage, single ended and differential	V _{ADCREFIN_P}		1	_	V _{AVDD}	V
Power supply rejection ²	PSRR _{ADC}	At DC	_	80	—	dB
Analog input common mode rejection ratio	CMRR _{ADC}	At DC	—	80	-	dB
Current from all supplies, us- ing internal reference buffer. Continuous operation. WAR- MUPMODE ³ = KEEPADC- WARM	I _{ADC_CONTINU-} OUS_LP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	—	270	290	μA
		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 ⁴	—	125	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 1 ⁴	—	80	-	μA
Current from all supplies, us- ing internal reference buffer. Duty-cycled operation. WAR- MUPMODE ³ = NORMAL	I _{ADC_NORMAL_LP}	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	45	-	μA
		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	8	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_STAND- BY_LP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	—	105	-	μA
Duty-cycled operation. AWARMUPMODE ³ = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	70	-	μA
Current from all supplies, us- ing internal reference buffer.	I _{ADC_CONTINU-} OUS_HP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	—	325	-	μA
Continuous operation. WAR- MUPMODE ³ = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 ⁴	_	175	-	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 0 ⁴	—	125	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_NORMAL_HP	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	85	-	μA
Duty-cycled operation. WAR- MUPMODE ³ = NORMAL		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	16	-	μA
Current from all supplies, us- ing internal reference buffer.	IADC_STAND- BY_HP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	—	160	-	μA
Duty-cycled operation. AWARMUPMODE ³ = KEEP- INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	-	125	-	μΑ
Current from HFPERCLK	IADC_CLK	HFPERCLK = 16 MHz	_	140	_	μA

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
ADC clock frequency	f _{ADCCLK}		_	—	16	MHz
Throughput rate	f ADCRATE		_	_	1	Msps
Conversion time ⁵	t _{ADCCONV}	6 bit	_	7	_	cycles
		8 bit	_	9	_	cycles
		12 bit	—	13	_	cycles
Startup time of reference generator and ADC core	tadcstart	WARMUPMODE ³ = NORMAL	—	—	5	μs
		WARMUPMODE ³ = KEEPIN- STANDBY	_		2	μs
		WARMUPMODE ³ = KEEPINSLO- WACC	_	_	1	μs
SNDR at 1Msps and f _{IN} = 10kHz	SNDR _{ADC}	Internal reference ⁶ , differential measurement	58	67	_	dB
		External reference ⁷ , differential measurement	_	68	_	dB
Spurious-free dynamic range (SFDR)	SFDR _{ADC}	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Differential non-linearity (DNL)	DNL _{ADC}	12 bit resolution, No missing co- des	-1	_	2	LSB
Integral non-linearity (INL), End point method	INL _{ADC}	12 bit resolution	-6	_	6	LSB
Offset error	VADCOFFSETERR		-3	0	3	LSB
Gain error in ADC	VADCGAIN	Using internal reference	_	-0.2	3.5	%
		Using external reference	_	-1	_	%
Temperature sensor slope	V _{TS_SLOPE}			-1.84	_	mV/°C

Note:

1. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on ENUL DV/DD - ANA 200). Any ADC inputs are tagted to the ADC supply (AVDD or DVDD depending on ENUL DV/DD - ANA 200).

EMU_PWRCTRL_ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.

2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.

- 3. In ADCn_CNTL register.
- 4. In ADCn_BIASPROG register.
- 5. Derived from ADCCLK.

6. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.

7. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is ± 1.25 V.

4.1.14 Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input voltage range	V _{ACMPIN}	ACMPVDD = ACMPn_CTRL_PWRSEL ¹	_	_	V _{ACMPVDD}	V
Supply voltage	Vacmpvdd	BIASPROG ² \leq 0x10 or FULL- BIAS ² = 0	1.8	_	V _{VREGVDD} MAX	V
		$0x10 < BIASPROG^2 \le 0x20$ and FULLBIAS ² = 1	2.1	_	V _{VREGVDD} MAX	V
Active current not including voltage reference ³	I _{ACMP}	$BIASPROG^2 = 1$, $FULLBIAS^2 = 0$	—	50	—	nA
		$BIASPROG^{2} = 0x10, FULLBIAS^{2} = 0$	—	306	—	nA
		$BIASPROG^{2} = 0x02, FULLBIAS^{2}$ $= 1$	_	6.1	11	μA
		$BIASPROG^{2} = 0x20, FULLBIAS^{2}$ $= 1$	_	74	92	μA
Current consumption of inter- nal voltage reference ³	IACMPREF	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	_	50	_	nA
		VLP selected as input using VDD	_	20	_	nA
		VBDIV selected as input using 1.25 V reference / 1	_	4.1	_	μA
		VADIV selected as input using VDD/1	_	2.4	-	μA

Table 4.24. Analog Comparator (ACMP)
BGM13P Wireless Gecko Bluetooth [®] Module Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Hysteresis (V _{CM} = 1.25 V,	V _{ACMPHYST}	HYSTSEL ⁴ = HYST0	-3	0	3	mV
$BIASPROG^2 = 0x10, FULL-BIAS^2 = 1)$		HYSTSEL ⁴ = HYST1	5	18	27	mV
		HYSTSEL ⁴ = HYST2	12	33	50	mV
		HYSTSEL ⁴ = HYST3	17	46	67	mV
		HYSTSEL ⁴ = HYST4	23	57	86	mV
		HYSTSEL ⁴ = HYST5	26	68	104	mV
		HYSTSEL ⁴ = HYST6	30	79	130	mV
		HYSTSEL ⁴ = HYST7	34	90	155	mV
		HYSTSEL ⁴ = HYST8	-3	0	3	mV
		HYSTSEL ⁴ = HYST9	-27	-18	-5	mV
		HYSTSEL ⁴ = HYST10	-50	-33	-12	mV
		HYSTSEL ⁴ = HYST11	-67	-45	-17	mV
		HYSTSEL ⁴ = HYST12	-86	-57	-23	mV
		HYSTSEL ⁴ = HYST13	-104	-67	-26	mV
		HYSTSEL ⁴ = HYST14	-130	-78	-30	mV
		HYSTSEL ⁴ = HYST15	-155	-88	-34	mV
Comparator delay ⁵	t _{ACMPDELAY}	$BIASPROG^2 = 1$, $FULLBIAS^2 = 0$	_	30	95	μs
		BIASPROG ² = 0x10, FULLBIAS ² = 0	_	3.7	10	μs
		BIASPROG ² = 0x02, FULLBIAS ² = 1	_	360	1000	ns
		BIASPROG ² = 0x20, FULLBIAS ² = 1	—	35	—	ns
Offset voltage	VACMPOFFSET	BIASPROG ² =0x10, FULLBIAS ² = 1	-35	_	35	mV
Reference voltage	V _{ACMPREF}	Internal 1.25 V reference	1	1.25	1.47	V
		Internal 2.5 V reference	1.98	2.5	2.8	V
Capacitive sense internal re- sistance	R _{CSRES}	CSRESSEL ⁶ = 0	—	infinite	—	kΩ
Sistence		CSRESSEL ⁶ = 1	—	15	—	kΩ
		CSRESSEL ⁶ = 2	—	27	—	kΩ
		CSRESSEL ⁶ = 3	—	39	—	kΩ
		CSRESSEL ⁶ = 4		51		kΩ
		CSRESSEL ⁶ = 5		102		kΩ
		CSRESSEL ⁶ = 6	_	164		kΩ
		CSRESSEL ⁶ = 7		239		kΩ

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
2. In ACMPn_CTRL re	egister. rrent is the sum of th RESIS registers. al drive.	etting in ACMPn_CTRL_PWRSE	·), AVDD or D		ACMP +

4.1.15 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.

Table 4.25. Digital to Analog Converter (VDAC)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output voltage	V _{DACOUT}	Single-Ended	0	—	V _{VREF}	V
		Differential ¹	-V _{VREF}	_	V _{VREF}	V
Current consumption includ- ing references (2 channels) ²	IDAC	500 ksps, 12-bit, DRIVES- TRENGTH = 2, REFSEL = 4	_	396	_	μΑ
		44.1 ksps, 12-bit, DRIVES- TRENGTH = 1, REFSEL = 4	_	72	_	μΑ
		200 Hz refresh rate, 12-bit Sam- ple-Off mode in EM2, DRIVES- TRENGTH = 2, REFSEL = 4, SETTLETIME = 0x02, WARMUP- TIME = 0x0A	_	1.2		μA
Current from HFPERCLK ³	IDAC_CLK		_	5.8	_	µA/MHz
Sample rate	SR _{DAC}		_	_	500	ksps
DAC clock frequency	f _{DAC}		_	_	1	MHz
Conversion time	t _{DACCONV}	f _{DAC} = 1 MHz	2	_	_	μs
Settling time	t _{DACSETTLE}	50% fs step settling to 5 LSB	_	2.5	_	μs
Startup time	t _{DACSTARTUP}	Enable to 90% fs output, settling to 10 LSB	_	_	12	μs
Output impedance	R _{OUT}	DRIVESTRENGTH = 2, 0.4 V \leq V _{OUT} \leq V _{OPA} - 0.4 V, -8 mA $<$ I _{OUT} $<$ 8 mA, Full supply range	_	2	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V \leq V _{OUT} \leq V _{OPA} - 0.4 V, -400 µA $<$ I _{OUT} $<$ 400 µA, Full supply range	_	2	_	Ω
		$\label{eq:DRIVESTRENGTH} \begin{array}{l} DRIVESTRENGTH = 2, \ 0.1 \ V \leq \\ V_{OUT} \leq V_{OPA} - 0.1 \ V, \ -2 \ mA < \\ I_{OUT} < 2 \ mA, \ Full supply range \end{array}$	_	2	-	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V \leq V _{OUT} \leq V _{OPA} - 0.1 V, -100 µA $<$ I _{OUT} $<$ 100 µA, Full supply range	_	2	_	Ω
Power supply rejection ratio ⁴	PSRR	Vout = 50% fs. DC		65.5	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal to noise and distortion ratio (1 kHz sine wave),	SNDR _{DAC}	500 ksps, single-ended, internal 1.25 V reference	_	60.4		dB
Noise band limited to 250 kHz		500 ksps, single-ended, internal 2.5 V reference	—	61.6		dB
		500 ksps, single-ended, 3.3 V VDD reference	_	64.0	_	dB
		500 ksps, differential, internal 1.25 V reference	_	63.3	_	dB
		500 ksps, differential, internal 2.5 V reference	_	64.4	_	dB
		500 ksps, differential, 3.3 V VDD reference	_	65.8		dB
Signal to noise and distortion ratio (1 kHz sine wave),	SNDR _{DAC_BAND}	500 ksps, single-ended, internal 1.25 V reference	_	65.3		dB
Noise band limited to 22 kHz		500 ksps, single-ended, internal 2.5 V reference	_	66.7		dB
		500 ksps, single-ended, 3.3 V VDD reference	_	70.0	_	dB
		500 ksps, differential, internal 1.25 V reference	_	67.8	_	dB
		500 ksps, differential, internal 2.5 V reference	_	69.0		dB
		500 ksps, differential, 3.3 V VDD reference	—	68.5	_	dB
Total harmonic distortion	THD		_	70.2	_	dB
Differential non-linearity ⁵	DNL _{DAC}		-0.99		1	LSB
Intergral non-linearity	INL _{DAC}		-4		4	LSB
Offset error ⁶	V _{OFFSET}	T = 25 °C	-8	_	8	mV
		Across operating temperature range	-25		25	mV
Gain error ⁶	V _{GAIN}	T = 25 °C, Low-noise internal ref- erence (REFSEL = 1V25LN or 2V5LN)	-2.5	_	2.5	%
		T = 25 °C, Internal reference (RE- FSEL = 1V25 or 2V5)	-5	_	5	%
		T = 25 °C, External reference (REFSEL = VDD or EXT)	-1.8		1.8	%
		Across operating temperature range, Low-noise internal refer- ence (REFSEL = 1V25LN or 2V5LN)	-3.5		3.5	%
		Across operating temperature range, Internal reference (RE- FSEL = 1V25 or 2V5)	-7.5		7.5	%
		Across operating temperature range, External reference (RE- FSEL = VDD or EXT)	-2.0		2.0	%

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
External load capactiance, OUTSCALE=0	C _{LOAD}		_	_	75	pF

Note:

- 1. In differential mode, the output is defined as the difference between two single-ended outputs. Absolute voltage on each output is limited to the single-ended range.
- 2. Supply current specifications are for VDAC circuitry operating with static output only and do not include current required to drive the load.
- 3. Current from HFPERCLK is dependent on HFPERCLK frequency. This current contributes to the total supply current used when the clock to the DAC peripheral is enabled in the CMU.
- 4. PSRR calculated as 20 * log₁₀(Δ VDD / Δ V_{OUT}), VDAC output at 90% of full scale
- 5. Entire range is monotonic and has no missing codes.
- 6. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.

4.1.16 Current Digital to Analog Converter (IDAC)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Number of ranges	N _{IDAC_RANGES}		_	4	—	ranges
Output current	IDAC_OUT	RANGSEL ¹ = RANGE0	0.05	_	1.6	μA
		RANGSEL ¹ = RANGE1	1.6	_	4.7	μA
		RANGSEL ¹ = RANGE2	0.5	_	16	μA
		RANGSEL ¹ = RANGE3	2	_	64	μA
Linear steps within each range	N _{IDAC_STEPS}		—	32	_	steps
Step size	SSIDAC	RANGSEL ¹ = RANGE0	—	50	—	nA
		RANGSEL ¹ = RANGE1	_	100	_	nA
		RANGSEL ¹ = RANGE2	_	500	_	nA
		RANGSEL ¹ = RANGE3	_	2	_	μA
Total accuracy, STEPSEL ¹ = 0x10	ACCIDAC	EM0 or EM1, AVDD=3.3 V, T = 25 °C	-3	_	3	%
		EM0 or EM1, Across operating temperature range	-18		22	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE0, AVDD = 3.3 V, T = 25 °C	_	-2	_	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE1, AVDD = 3.3 V, T = 25 °C	_	-1.7	_	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE2, AVDD = 3.3 V, T = 25 °C	_	-0.8	_	%
		EM2 or EM3, Source mode, RANGSEL ¹ = RANGE3, AVDD = 3.3 V, T = 25 °C	_	-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE0, AVDD = 3.3 V , T = $25 \degree$ C	_	-0.7	_	%
		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE1, AVDD = 3.3 V, T = 25 °C	_	-0.6	_	%
		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C		-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL ¹ = RANGE3, AVDD = 3.3 V, T = 25 °C	_	-0.5	_	%
Start up time	t _{IDAC_SU}	Output within 1% of steady state value	_	5	-	μs

Table 4.26. Current Digital to Analog Converter (IDAC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Settling time, (output settled	t _{IDAC_SETTLE}	Range setting is changed	_	5	_	μs
within 1% of steady state value),		Step value is changed	_	1	_	μs
Current consumption ²	I _{IDAC}	EM0 or EM1 Source mode, ex- cluding output current, Across op- erating temperature range	_	11	15	μA
		EM0 or EM1 Sink mode, exclud- ing output current, Across operat- ing temperature range	_	13	18	μA
		EM2 or EM3 Source mode, ex- cluding output current, T = 25 °C	_	0.023	_	μA
		EM2 or EM3 Sink mode, exclud- ing output current, T = 25 °C	—	0.041	_	μA
		EM2 or EM3 Source mode, excluding output current, $T \ge 85 ^\circ\text{C}$	_	11	_	μA
		EM2 or EM3 Sink mode, exclud- ing output current, T ≥ 85 °C	—	13	_	μA
Output voltage compliance in source mode, source current	ICOMP_SRC	RANGESEL1=0, output voltage = min(V _{IOVDD} , V _{AVDD} ² -100 mV)	_	0.11	_	%
change relative to current sourced at 0 V		RANGESEL1=1, output voltage = min(V _{IOVDD} , V _{AVDD} ² -100 mV)	_	0.06	_	%
		RANGESEL1=2, output voltage = min(V _{IOVDD} , V _{AVDD} ² -150 mV)	_	0.04	_	%
		RANGESEL1=3, output voltage = min(V _{IOVDD} , V _{AVDD} ² -250 mV)	_	0.03	_	%
Output voltage compliance in sink mode, sink current	I _{COMP} _SINK	RANGESEL1=0, output voltage = 100 mV	_	0.12	_	%
change relative to current sunk at IOVDD		RANGESEL1=1, output voltage = 100 mV	_	0.05	_	%
		RANGESEL1=2, output voltage = 150 mV	_	0.04	_	%
		RANGESEL1=3, output voltage = 250 mV	—	0.03	_	%

Note:

1. In IDAC_CURPROG register.

2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and PWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

4.1.17 Capacitive Sense (CSEN)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single conversion time (1x	t _{CNV}	12-bit SAR Conversions	_	20.2	_	μs
accumulation)		16-bit SAR Conversions	_	26.4	_	μs
		Delta Modulation Conversion (sin- gle comparison)	_	1.55	_	μs
Maximum external capacitive load	C _{EXTMAX}	IREFPROG=7 (Gain = 1x), includ- ing routing parasitics	_	68	_	pF
		IREFPROG=0 (Gain = 10x), in- cluding routing parasitics	_	680	_	pF
Maximum external series impedance	R _{EXTMAX}		_	1	_	kΩ
Supply current, EM2 bonded conversions, WARMUP- MODE=NORMAL, WAR- MUPCNT=0	ICSEN_BOND	12-bit SAR conversions, 20 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) ¹	_	326	_	nA
		Delta Modulation conversions, 20 ms conversion rate, IRE- FPROG=7 (Gain = 1x), 10 chan- nels bonded (total capacitance of 330 pF) ¹	_	226	_	nA
		12-bit SAR conversions, 200 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF) ¹	_	33	_	nA
		Delta Modulation conversions, 200 ms conversion rate, IRE- FPROG=7 (Gain = 1x), 10 chan- nels bonded (total capacitance of 330 pF) ¹	_	25	_	nA
Supply current, EM2 scan conversions, WARMUP- MODE=NORMAL, WAR-	ICSEN_EM2	12-bit SAR conversions, 20 ms scan rate, IREFPROG=0 (Gain = 10x), 8 samples per scan ¹	_	690	_	nA
MUPCNT=0		Delta Modulation conversions, 20 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), IREFPROG=0 (Gain = 10x), 8 samples per scan ¹	_	515	_	nA
		12-bit SAR conversions, 200 ms scan rate, IREFPROG=0 (Gain = 10x), 8 samples per scan ¹	_	79	_	nA
		Delta Modulation conversions, 200 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), IREFPROG=0 (Gain = 10x), 8 samples per scan ¹	_	57	_	nA

Table 4.27. Capacitive Sense (CSEN)

BGM13P Wireless Gecko Bluetooth [®] Module Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current, continuous conversions, WARMUP- MODE=KEEPCSENWARM	ICSEN_ACTIVE	SAR or Delta Modulation conver- sions of 33 pF capacitor, IRE- FPROG=0 (Gain = 10x), always on		90.5	_	μA
HFPERCLK supply current	ICSEN_HFPERCLK	Current contribution from HFPERCLK when clock to CSEN block is enabled.	_	2.25	_	µA/MHz

Note:

1. Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the peripheral is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)).

4.1.18 Operational Amplifier (OPAMP)

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD = 3.3 V, DRIVESTRENGTH = 2, MAIN-OUTEN = 1, C_{LOAD} = 75 pF with OUTSCALE = 0, or C_{LOAD} = 37.5 pF with OUTSCALE = 1. Unit gain buffer and 3X-gain connection as specified in table footnotes^{1 2}.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply voltage (from AVDD)	V _{OPA}	HCMDIS = 0, Rail-to-rail input range	2	_	3.8	V
		HCMDIS = 1	1.62		3.8	V
Input voltage	V _{IN}	HCMDIS = 0, Rail-to-rail input range	V_{VSS}	_	V _{OPA}	V
		HCMDIS = 1	V _{VSS}	—	V _{OPA} -1.2	V
Input impedance	R _{IN}		100	—	_	MΩ
Output voltage	V _{OUT}		V _{VSS}	_	V _{OPA}	V
Load capacitance ³	C _{LOAD}	OUTSCALE = 0	_		75	pF
		OUTSCALE = 1	_	_	37.5	pF
Output impedance	R _{OUT}	DRIVESTRENGTH = 2 or 3, 0.4 V \leq V _{OUT} \leq V _{OPA} - 0.4 V, -8 mA < I _{OUT} < 8 mA, Buffer connection, Full supply range	_	0.25	—	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V \leq V _{OUT} \leq V _{OPA} - 0.4 V, -400 µA $<$ I _{OUT} $<$ 400 µA, Buffer connection, Full supply range	-	0.6	_	Ω
		DRIVESTRENGTH = 2 or 3, 0.1 V \leq V _{OUT} \leq V _{OPA} - 0.1 V, -2 mA $<$ I _{OUT} $<$ 2 mA, Buffer connection, Full supply range	_	0.4	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V \leq V _{OUT} \leq V _{OPA} - 0.1 V, -100 µA $<$ I _{OUT} $<$ 100 µA, Buffer connection, Full supply range	_	1	_	Ω
Internal closed-loop gain	G _{CL}	Buffer connection	0.99	1	1.01	-
		3x Gain connection	2.93	2.99	3.05	-
		16x Gain connection	15.07	15.7	16.33	-
Active current ⁴	I _{OPA}	DRIVESTRENGTH = 3, OUT- SCALE = 0	_	580	_	μA
		DRIVESTRENGTH = 2, OUT- SCALE = 0	_	176	-	μA
		DRIVESTRENGTH = 1, OUT- SCALE = 0	_	13	_	μA
		DRIVESTRENGTH = 0, OUT- SCALE = 0	_	4.7	_	μA

Table 4.28. Operational Amplifier (OPAMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Open-loop gain	G _{OL}	DRIVESTRENGTH = 3	_	135	_	dB
		DRIVESTRENGTH = 2		137		dB
		DRIVESTRENGTH = 1		121		dB
		DRIVESTRENGTH = 0		109		dB
Loop unit-gain frequency ⁵	UGF	DRIVESTRENGTH = 3, Buffer connection	_	3.38	_	MHz
		DRIVESTRENGTH = 2, Buffer connection	_	0.9	_	MHz
		DRIVESTRENGTH = 1, Buffer connection	_	132	_	kHz
		DRIVESTRENGTH = 0, Buffer connection	—	34	_	kHz
		DRIVESTRENGTH = 3, 3x Gain connection	—	2.57	_	MHz
		DRIVESTRENGTH = 2, 3x Gain connection	—	0.71	_	MHz
		DRIVESTRENGTH = 1, 3x Gain connection	_	113		kHz
		DRIVESTRENGTH = 0, 3x Gain connection	-	28		kHz
Phase margin	PM	DRIVESTRENGTH = 3, Buffer connection	_	67		0
		DRIVESTRENGTH = 2, Buffer connection	_	69		0
		DRIVESTRENGTH = 1, Buffer connection	_	63		0
		DRIVESTRENGTH = 0, Buffer connection	_	68		0
Output voltage noise	N _{OUT}	DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz	_	146	_	μVrms
		DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz	—	163	_	μVrms
		DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz	—	170	_	μVrms
		DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz	_	176	_	μVrms
		DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz	_	313	_	μVrms
		DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz	_	271		μVrms
		DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz	_	247		μVrms
		DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz	_	245		μVrms

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Slew rate ⁶	SR	DRIVESTRENGTH = 3, INCBW=1 ⁷	_	4.7	_	V/µs
		DRIVESTRENGTH = 3, INCBW=0	_	1.5	_	V/µs
		DRIVESTRENGTH = 2, INCBW=1 ⁷	—	1.27	_	V/µs
		DRIVESTRENGTH = 2, INCBW=0	_	0.42	_	V/µs
		DRIVESTRENGTH = 1, INCBW=1 ⁷	—	0.17	—	V/µs
		DRIVESTRENGTH = 1, INCBW=0	_	0.058	_	V/µs
		DRIVESTRENGTH = 0, INCBW=1 ⁷	—	0.044	_	V/µs
		DRIVESTRENGTH = 0, INCBW=0	_	0.015	_	V/µs
Startup time ⁸	T _{START}	DRIVESTRENGTH = 2	_	_	12	μs
Input offset voltage	V _{OSI}	DRIVESTRENGTH = 2 or 3, T = 25 °C	-2		2	mV
		DRIVESTRENGTH = 1 or 0, T = 25 °C	-2	—	2	mV
		DRIVESTRENGTH = 2 or 3, across operating temperature range	-12	_	12	mV
		DRIVESTRENGTH = 1 or 0, across operating temperature range	-30	_	30	mV
DC power supply rejection ratio ⁹	PSRR _{DC}	Input referred	_	70	_	dB
DC common-mode rejection ratio ⁹	CMRR _{DC}	Input referred	_	70	_	dB
Total harmonic distortion	THD _{OPA}	DRIVESTRENGTH = 2, 3x Gain connection, 1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V	_	90	_	dB
		DRIVESTRENGTH = 0, 3x Gain connection, 0.1 kHz, V_{OUT} = 0.1 V to V_{OPA} - 0.1 V	_	90	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Note:						
1. Specified configura V _{OUTPUT} = 0.5 V.	ation for Unit gain buffe	r configuration is: INCBW = 0, HCMDI	S = 0, RESIN	SEL = DISABI	LE. V _{INPUT} =	0.5 V,
2. Specified configura V. Nominal voltage	•	juration is: INCBW = 1, HCMDIS = 1, I	RESINSEL =	VSS, V _{INPUT} =	= 0.5 V, V _{OUT}	_{PUT} = 1.5
3. If the maximum C _L	_{OAD} is exceeded, an is	olation resistor is required for stability.	See AN0038	for more infor	mation.	
drive the resistor for	eedback network. The i	When the OPAMP is connected with on nternal resistor feedback network has of drives 1.5 V between output and group of the second sec	total resistan			
•	•	andwidth product of the OPAMP. In 33 n of the feedback network.	x Gain conne	ction, UGF is t	he gain-band	lwidth
6. Step between 0.2	/ and V _{OPA} -0.2V, 10%-	90% rising/falling range.				
7. When INCBW is s or the OPAMP ma		dwidth is increased. This is allowed or	nly when the r	non-inverting c	lose-loop gai	n is ≥ 3,
8. From enable to ou	tput settled. In sample-	and-off mode, RC network after OPAN	IP will contrib	ute extra dela	y. Settling err	or < 1mV.
	and input common mot cations do not apply to	de transitions the region from V _{OPA} -1.4 this transition region.	4V to V _{OPA} -1	V, input offset	will change. F	PSRR

4.1.19 Pulse Counter (PCNT)

Table 4.29. Pulse Counter (PCNT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input frequency	F _{IN}	Asynchronous Single and Quad- rature Modes	—	_	10	MHz
		Sampled Modes with Debounce filter set to 0.			8	kHz

4.1.20 Analog Port (APORT)

Table 4.30. Analog Port (APORT)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply current ^{1 2}	I _{APORT}	Operation in EM0/EM1	—	7	_	μA
		Operation in EM2/EM3		63		nA

Note:

1. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported peripheral currents. Additional peripherals requesting access to APORT do not incur further current.

2. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.

4.1.21 I2C

4.1.21.1 I2C Standard-mode (Sm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	—	100	kHz
SCL clock low time	t _{LOW}		4.7	_	_	μs
SCL clock high time	t _{HIGH}		4	_		μs
SDA set-up time	t _{SU_DAT}		250	_	_	ns
SDA hold time ³	t _{HD_DAT}		100	—	3450	ns
Repeated START condition set-up time	t _{SU_STA}		4.7		_	μs
(Repeated) START condition hold time	t _{HD_STA}		4	_	_	μs
STOP condition set-up time	t _{SU_STO}		4	_		μs
Bus free time between a STOP and START condition	t _{BUF}		4.7		—	μs

Table 4.31. I2C Standard-mode (Sm)¹

Note:

1. For CLHR set to 0 in the I2Cn_CTRL register.

2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t_{HD DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

4.1.21.2 I2C Fast-mode (Fm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	400	kHz
SCL clock low time	t _{LOW}		1.3	—	_	μs
SCL clock high time	t _{HIGH}		0.6	—	_	μs
SDA set-up time	t _{SU_DAT}		100	—	_	ns
SDA hold time ³	t _{HD_DAT}		100	—	900	ns
Repeated START condition set-up time	t _{SU_STA}		0.6	_	_	μs
(Repeated) START condition hold time	t _{HD_STA}		0.6	-		μs
STOP condition set-up time	t _{SU_STO}		0.6	_		μs
Bus free time between a STOP and START condition	t _{BUF}		1.3	-	_	μs

Table 4.32. I2C Fast-mode (Fm)¹

Note:

1. For CLHR set to 1 in the I2Cn_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.

3. The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

4.1.21.3 I2C Fast-mode Plus (Fm+)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	—	1000	kHz
SCL clock low time	t _{LOW}		0.5	_		μs
SCL clock high time	t _{HIGH}		0.26	_		μs
SDA set-up time	t _{SU_DAT}		50	_	_	ns
SDA hold time	t _{HD_DAT}		100	_	_	ns
Repeated START condition set-up time	t _{SU_STA}		0.26	_		μs
(Repeated) START condition hold time	t _{HD_STA}		0.26	_	_	μs
STOP condition set-up time	t _{SU_STO}		0.26	-	—	μs
Bus free time between a STOP and START condition	t _{BUF}		0.5	—	—	μs

Table 4.33. I2C Fast-mode Plus (Fm+)¹

Note:

1. For CLHR set to 0 or 1 in the I2Cn_CTRL register.

2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

4.1.22 USART SPI

SPI Master Timing

Table 4.34. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period ^{1 2 3}	t _{SCLK}		2 * ^t HFPERCLK	—	_	ns
CS to MOSI ^{1 2}	t _{CS_MO}		-12.5	—	14	ns
SCLK to MOSI ^{1 2}	t _{SCLK_MO}		-8.5	_	10.5	ns
MISO setup time ^{1 2}	t _{su_мi}	IOVDD = 1.62 V	90	_	_	ns
		IOVDD = 3.0 V	42	—	_	ns
MISO hold time ^{1 2}	t _{H_MI}		-9	_	_	ns

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).

 $3.t_{\mathsf{HFPERCLK}}$ is one period of the selected HFPERCLK.



Figure 4.1. SPI Master Timing Diagram

SPI Slave Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period ^{1 2 3}	t _{SCLK}		6 * t _{HFPERCLK}	_	_	ns
SCLK high time ^{1 2 3}	t _{SCLK_HI}		2.5 * t _{HFPERCLK}	_	_	ns
SCLK low time ^{1 2 3}	t _{SCLK_LO}		2.5 * t _{HFPERCLK}	_	_	ns
CS active to MISO ^{1 2}	t _{CS_ACT_MI}		4	—	70	ns
CS disable to MISO ^{1 2}	t _{CS_DIS_MI}		4		50	ns
MOSI setup time ^{1 2}	t _{SU_MO}		12.5	_	_	ns
MOSI hold time ^{1 2 3}	t _{H_MO}		13	_	-	ns
SCLK to MISO ^{1 2 3}	t _{SCLK_MI}		6 + 1.5 * ^t HFPERCLK	_	45 + 2.5 * t _{HFPERCLK}	ns

Table 4.35. SPI Slave Timing

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).

3. t_{HFPERCLK} is one period of the selected HFPERCLK.



Figure 4.2. SPI Slave Timing Diagram

5. Typical Connection Diagrams

5.1 Network Co-Processor (NCP) Application with UART Host

The BGM13P can be controlled over the UART interface as a peripheral to an external host processor. Typical power supply, programming/debug, and host interface connections are shown in the figure below. Refer to AN958: Debugging and Programming Interfaces for Custom Designs for more details.



Figure 5.1. Connection Diagram: UART NCP Configuration

5.2 SoC Application

The BGM13P can be used in a standalone SoC configuration with no external host processor. Typical power supply and programming/ debug connections are shown in the figure below. Refer to *AN958: Debugging and Programming Interfaces for Custom Designs* for more details.



Figure 5.2. Connection Diagram: SoC Configuration

6. Layout Guidelines

For optimal performance of the BGM13P (with integrated antenna), please follow the PCB layout guidelines and ground plane recommendations indicated in this section.

6.1 Module Placement and Application PCB Layout Guidelines

- Place the module at the edge of the PCB, as shown in Figure 6.1 Recommended Application PCB Layout for BGM13P with Integrated Antenna on page 56.
- · Do not place any metal (traces, components, battery, etc.) within the clearance area of the antenna.
- · Connect all ground pads directly to a solid ground plane.
- · Place the ground vias as close to the ground pads as possible.
- Do not place plastic or any other dielectric material in contact with the antenna.



Align module edge with PCB edge

Figure 6.1. Recommended Application PCB Layout for BGM13P with Integrated Antenna

Figure 6.2 Non-optimal Module Placements for BGM13P with Integrated Antenna on page 57 shows examples of layouts that will result in severely degraded RF performance.



Figure 6.2. Non-optimal Module Placements for BGM13P with Integrated Antenna

The amount of ground plane surrounding the sides of the module will also impact the maximum RF range, as shown in Figure 6.3 Impact of GND Plane Size vs. Range for BGM13P on page 57.



Figure 6.3. Impact of GND Plane Size vs. Range for BGM13P

6.2 Effect of Plastic and Metal Materials

Do not place plastic or any other dielectric material in close proximity to the antenna.

Any metallic objects in close proximity to the antenna will prevent the antenna from radiating freely. The minimum recommended distance of metallic and/or conductive objects is 10 mm in any direction from the antenna except in the directions of the application PCB ground planes.

6.3 Locating the Module Close to Human Body

Placing the module in contact with or very close to the human body will negatively impact antenna efficiency and reduce range.

6.4 2D Radiation Pattern Plots



2D pattern, front view











Figure 6.6. Typical 2D Radiation Pattern – Top View

7. Hardware Design Guidelines

The BGM13P is an easy-to-use module with regard to hardware application design. The guidelines in this section should be followed to guarantee optimal performance.

7.1 Power Supply Requirements

Coin cell batteries cannot withstand high peak currents (e.g. higher than 15 mA). If the peak current exceeds 15 mA it is recommended to place a 47 - 100 μ F capacitor in parallel with the coin cell battery to improve battery life time. Note that the total current consumption of the application is a combination of the radio, peripherals and MCU current consumption, and all power consumers must be taken into account. BGM13P should be powered by a unipolar supply voltage with nominal value of 3.3 V.

7.2 Reset Functions

The BGM13P can be reset by three different methods: by pulling the RESET line low, by the internal watchdog timer or by software command. The reset state in BGM13P does not provide any power saving functionality and is not recommended as a means to conserve power. BGM13P has an internal system power-up reset function. The RESET pin includes an on-chip pull-up resistor and can be left unconnected if no external reset switch or source is used.

7.3 Debug and Firmware Updates

Refer to the following application note: AN958: Debugging and Programming Interfaces for Custom Designs.

7.3.1 Programming and Debug Connections

It is recommended to expose the debug pins in your own hardware design for firmware update and debug purposes. The following table lists the required pins for JTAG connection and SWD connections.

Certain debug pins have internal pull-down or pull-ups enabled by default, and leaving them enabled may increase current consumption if left connected to supply or ground. If the JTAG pins are enabled, the module must be power cycled to return to a SWD debug configuration.

Tabla	74	Debug	Dine
Iable	1.1.	Debug	гшэ

Pin Name	Pin Number	JTAG Signal	SWD Signal	Comments
PF3	24	TDI	N/A This pin is disabled after reset. Once enabled the has a built-in pull-up.	
PF2	23	TDO	N/A	This pin is disabled after reset.
PF1	22	TMS	SWDIO Pin is enabled after reset and has a built-in p	
PF0	21	ТСК	SWCLK	Pin is enabled after reset and has a built-in pull-down.

7.3.2 Packet Trace Interface (PTI)

The BGM13P integrates a true PHY-level packet trace interface (PTI) with the MAC, allowing complete, non-intrusive capture of all packets to and from the EFR32 Wireless STK development tools. The PTI_DATA and PTI_FRAME signals are configurable via software. Refer to Table 8.3 Alternate Functionality Overview on page 72 for pin availability.

8. Pin Definitions

8.1 BGM13P Device Pinout



Figure 8.1. BGM13P Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 8.2 GPIO Functionality Table or 8.3 Alternate Functionality Overview.

Table 8.1. BGM13P Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
GND	1 12 20 31	Ground	PD13	2	GPIO
PD14	3	GPIO	PD15	4	GPIO
PA0	5	GPIO	PA1	6	GPIO
PA2	7	GPIO	PA3	8	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PA4	9	GPIO	PA5	10	GPIO (5V)
PB11	11	GPIO	PB13	13	GPIO
PC6	14	GPIO (5V)	PC7	15	GPIO (5V)
PC8	16	GPIO (5V)	PC9	17	GPIO (5V)
PC10	18	GPIO (5V)	PC11	19	GPIO (5V)
PF0	21	GPIO (5V)	PF1	22	GPIO (5V)
PF2	23	GPIO (5V)	PF3	24	GPIO (5V)
PF4	25	GPIO (5V)	PF5	26	GPIO (5V)
PF6	27	GPIO (5V)	PF7	28	GPIO (5V)
VDD	29	Module Power Supply	RESETn	30	Reset input, active low. To apply an ex- ternal reset source to this pin, it is re- quired to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.

Note:

1. GPIO with 5V tolerance are indicated by (5V).

8.2 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to 8.3 Alternate Functionality Overview for a list of GPIO locations available for each function.

GPIO Name	Pin Alternate Functionality / Description							
	Analog	Timers	Communication	Radio	Other			
PA0	BUSDY BUSCX ADC0_EXTN	TIM0_CC0 #0 TIM0_CC1 #31 TIM0_CC2 #30 TIM0_CDTI0 #29 TIM0_CDTI1 #28 TIM0_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 WTIM0_CC0 #0 LE- TIM0_OUT0 #0 LE- TIM0_OUT0 #0 LE- TIM0_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	FRC_DCLK #0 FRC_DOUT #31 FRC_DFRAME #30 MODEM_DCLK #0 MODEM_DIN #31 MODEM_DOUT #30	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0 LES_CH8			
PA1	BUSCY BUSDX ADC0_EXTP VDAC0_EXT	TIM0_CC0 #1 TIM0_CC1 #0 TIM0_CC2 #31 TIM0_CDTI0 #30 TIM0_CDTI1 #29 TIM0_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 WTIM0_CC0 #1 LE- TIM0_OUT0 #1 LE- TIM0_OUT0 #1 LE- TIM0_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_TX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	FRC_DCLK #1 FRC_DOUT #0 FRC_DFRAME #31 MODEM_DCLK #1 MODEM_DIN #0 MODEM_DOUT #31	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1 LES_CH9			
PA2	VDAC0_OUT1ALT / OPA1_OUTALT #1 BUSDY BUSCX OPA0_P	TIM0_CC0 #2 TIM0_CC1 #1 TIM0_CC2 #0 TIM0_CDTI0 #31 TIM0_CDTI1 #30 TIM0_CDTI2 #29 TIM1_CC0 #2 TIM1_CC1 #1 TIM1_CC2 #0 TIM1_CC3 #31 WTIM0_CC0 #2 WTIM0_CC1 #0 LE- TIM0_OUT0 #2 LE- TIM0_OUT0 #2 LE- TIM0_OUT1 #1 PCNT0_S0IN #2 PCNT0_S1IN #1	US0_TX #2 US0_RX #1 US0_CLK #0 US0_CS #31 US0_CTS #30 US0_RTS #29 US1_TX #2 US1_RX #1 US1_CLK #0 US1_CS #31 US1_CTS #30 US1_RTS #29 LEU0_TX #2 LEU0_RX #1 I2C0_SDA #2 I2C0_SCL #1	FRC_DCLK #2 FRC_DOUT #1 FRC_DFRAME #0 MODEM_DCLK #2 MODEM_DIN #1 MODEM_DOUT #0	PRS_CH6 #2 PRS_CH7 #1 PRS_CH8 #0 PRS_CH9 #10 ACMP0_O #2 ACMP1_O #2 LES_CH10			

Table 8.2. GPIO Functionality Table

GPIO Name		Pin Alter	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PA3	BUSCY BUSDX VDAC0_OUT0 / OPA0_OUT	TIM0_CC0 #3 TIM0_CC1 #2 TIM0_CC2 #1 TIM0_CDTI0 #0 TIM0_CDTI1 #31 TIM0_CDTI2 #30 TIM1_CC0 #3 TIM1_CC1 #2 TIM1_CC2 #1 TIM1_CC3 #0 WTIM0_CC0 #3 WTIM0_CC1 #1 LE- TIM0_OUT0 #3 LE- TIM0_OUT1 #2 PCNT0_S0IN #3 PCNT0_S1IN #2	US0_TX #3 US0_RX #2 US0_CLK #1 US0_CS #0 US0_CTS #31 US0_RTS #30 US1_TX #3 US1_RX #2 US1_CLK #1 US1_CS #0 US1_CTS #31 US1_RTS #30 LEU0_TX #3 LEU0_RX #2 I2C0_SDA #3 I2C0_SCL #2	FRC_DCLK #3 FRC_DOUT #2 FRC_DFRAME #1 MODEM_DCLK #3 MODEM_DIN #2 MODEM_DOUT #1	PRS_CH6 #3 PRS_CH7 #2 PRS_CH8 #1 PRS_CH9 #0 ACMP0_O #3 ACMP1_O #3 LES_CH11 GPIO_EM4WU8
PA4	VDAC0_OUT1ALT / OPA1_OUTALT #2 BUSDY BUSCX OPA0_N	TIM0_CC0 #4 TIM0_CC1 #3 TIM0_CC2 #2 TIM0_CDTI0 #1 TIM0_CDTI1 #0 TIM0_CDTI2 #31 TIM1_CC0 #4 TIM1_CC1 #3 TIM1_CC2 #2 TIM1_CC3 #1 WTIM0_CC0 #4 WTIM0_CC1 #2 WTIM0_CC1 #2 WTIM0_CC2 #0 LE- TIM0_OUT0 #4 LE- TIM0_OUT0 #4 LE- TIM0_OUT1 #3 PCNT0_S0IN #4 PCNT0_S1IN #3	US0_TX #4 US0_RX #3 US0_CLK #2 US0_CS #1 US0_CTS #0 US0_RTS #31 US1_TX #4 US1_RX #3 US1_CLK #2 US1_CS #1 US1_CTS #0 US1_RTS #31 LEU0_TX #4 LEU0_RX #3 I2C0_SDA #4 I2C0_SCL #3	FRC_DCLK #4 FRC_DOUT #3 FRC_DFRAME #2 MODEM_DCLK #4 MODEM_DIN #3 MODEM_DOUT #2	PRS_CH6 #4 PRS_CH7 #3 PRS_CH8 #2 PRS_CH9 #1 ACMP0_O #4 ACMP1_O #4 LES_CH12
PA5	VDAC0_OUT0ALT / OPA0_OUTALT #0 BUSCY BUSDX	TIM0_CC0 #5 TIM0_CC1 #4 TIM0_CC2 #3 TIM0_CDTI0 #2 TIM0_CDTI1 #1 TIM0_CDTI2 #0 TIM1_CC0 #5 TIM1_CC1 #4 TIM1_CC2 #3 TIM1_CC3 #2 WTIM0_CC0 #5 WTIM0_CC0 #5 WTIM0_CC1 #3 WTIM0_CC2 #1 LE- TIM0_OUT0 #5 LE- TIM0_OUT0 #5 LE- TIM0_OUT1 #4 PCNT0_S0IN #5 PCNT0_S1IN #4	US0_TX #5 US0_RX #4 US0_CLK #3 US0_CS #2 US0_CTS #1 US0_RTS #0 US1_TX #5 US1_RX #4 US1_CLK #3 US1_CS #2 US1_CTS #1 US1_RTS #0 US2_TX #0 US2_RX #31 US2_CLK #30 US2_CS #29 US2_CTS #28 US2_RTS #27 LEU0_RX #4 I2C0_SDA #5 I2C0_SCL #4	FRC_DCLK #5 FRC_DOUT #4 FRC_DFRAME #3 MODEM_DCLK #5 MODEM_DIN #4 MODEM_DOUT #3	CMU_CLKI0 #4 PRS_CH6 #5 PRS_CH7 #4 PRS_CH8 #3 PRS_CH9 #2 ACMP0_O #5 ACMP1_O #5 LES_CH13 ETM_TCLK #1

GPIO Name		Pin Alter	nate Functionality / De	scription	
	Analog	Timers	Communication	Radio	Other
PB11	BUSCY BUSDX OPA2_P	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC2 #4 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 WTIM0_CC0 #15 WTIM0_CC0 #15 WTIM0_CC1 #13 WTIM0_CC1 #13 WTIM0_CDT10 #7 WTIM0_CDT11 #5 WTIM0_CDT12 #3 LETIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	FRC_DCLK #6 FRC_DOUT #5 FRC_DFRAME #4 MODEM_DCLK #6 MODEM_DIN #5 MODEM_DOUT #4	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6
PB13	BUSCY BUSDX OPA2_N	TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 WTIM0_CC0 #17 WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CDT10 #9 WTIM0_CDT10 #9 WTIM0_CDT12 #5 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 US1_TX #8 US1_RX #7 US1_CLK #6 US1_CS #5 US1_CTS #4 US1_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7	FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 MODEM_DIN #7 MODEM_DOUT #6	CMU_CLKI0 #0 PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9
PC6	BUSBY BUSAX	TIM0_CC0 #11 TIM0_CC1 #10 TIM0_CC2 #9 TIM0_CDTI0 #8 TIM0_CDTI1 #7 TIM0_CDT12 #6 TIM1_CC0 #11 TIM1_CC1 #10 TIM1_CC2 #9 TIM1_CC3 #8 WTIM0_CC0 #26 WTIM0_CC1 #24 WTIM0_CC1 #24 WTIM0_CC1 #14 WTIM0_CDT10 #18 WTIM0_CDT11 #16 WTIM0_CDT12 #14 LETIM0_OUT0 #11 LETIM0_OUT1 #10 PCNT0_S0IN #11 PCNT0_S1IN #10	US0_TX #11 US0_RX #10 US0_CLK #9 US0_CS #8 US0_CTS #7 US0_RTS #6 US1_TX #11 US1_RX #10 US1_CLK #9 US1_CS #8 US1_CTS #7 US1_RTS #6 LEU0_TX #11 LEU0_RX #10 I2C0_SDA #11 I2C0_SCL #10	FRC_DCLK #11 FRC_DOUT #10 FRC_DFRAME #9 MODEM_DCLK #11 MODEM_DIN #10 MODEM_DOUT #9	CMU_CLK0 #2 CMU_CLKI0 #2 PRS_CH0 #8 PRS_CH9 #11 PRS_CH10 #0 PRS_CH11 #5 ACMP0_O #11 ACMP1_O #11 ETM_TCLK #3

GPIO Name	Pin Alternate Functionality / Description							
	Analog	Timers	Communication	Radio	Other			
PC7	BUSAY BUSBX	TIM0_CC0 #12 TIM0_CC1 #11 TIM0_CC2 #10 TIM0_CDTI0 #9 TIM0_CDTI1 #8 TIM0_CDTI2 #7 TIM1_CC0 #12 TIM1_CC1 #11 TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CDTI0 #19 WTIM0_CDT10 #19 WTIM0_CDT12 #15 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	US0_TX #12 US0_RX #11 US0_CLK #10 US0_CS #9 US0_CTS #8 US0_RTS #7 US1_TX #12 US1_RX #11 US1_CLK #10 US1_CLK #10 US1_CTS #8 US1_RTS #7 LEU0_TX #12 LEU0_RX #11 I2C0_SDA #12 I2C0_SCL #11	FRC_DCLK #12 FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10	CMU_CLK1 #2 PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12 ACMP1_O #12 ETM_TD0			
PC8	BUSBY BUSAX	TIM0_CC0 #13 TIM0_CC1 #12 TIM0_CC2 #11 TIM0_CDTI0 #10 TIM0_CDTI1 #9 TIM0_CDTI2 #8 TIM1_CC0 #13 TIM1_CC1 #12 TIM1_CC2 #11 TIM1_CC3 #10 WTIM0_CC0 #28 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC1 #20 WTIM0_CDT10 #20 WTIM0_CDT12 #16 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13 PCNT0_S1IN #12	US0_TX #13 US0_RX #12 US0_CLK #11 US0_CS #10 US0_CTS #9 US0_RTS #8 US1_TX #13 US1_RX #12 US1_CLK #11 US1_CS #10 US1_CTS #9 US1_RTS #8 LEU0_TX #13 LEU0_RX #12 I2C0_SDA #13 I2C0_SCL #12	FRC_DCLK #13 FRC_DOUT #12 FRC_DFRAME #11 MODEM_DCLK #13 MODEM_DIN #12 MODEM_DOUT #11	PRS_CH0 #10 PRS_CH9 #13 PRS_CH10 #2 PRS_CH11 #1 ACMP0_O #13 ACMP1_O #13 ETM_TD1			
PC9	BUSAY BUSBX	TIM0_CC0 #14 TIM0_CC1 #13 TIM0_CC2 #12 TIM0_CDTI0 #11 TIM0_CDTI1 #10 TIM0_CDTI2 #9 TIM1_CC0 #14 TIM1_CC1 #13 TIM1_CC2 #12 TIM1_CC3 #11 WTIM0_CC0 #29 WTIM0_CC1 #27 WTIM0_CC1 #27 WTIM0_CC1 #27 WTIM0_CDTI0 #21 WTIM0_CDT10 #21 WTIM0_CDT12 #17 LETIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14 PCNT0_S1IN #13	US0_TX #14 US0_RX #13 US0_CLK #12 US0_CS #11 US0_CTS #10 US0_RTS #9 US1_TX #14 US1_RX #13 US1_CLK #12 US1_CS #11 US1_CTS #10 US1_RTS #9 LEU0_TX #14 LEU0_RX #13 I2C0_SDA #14 I2C0_SCL #13	FRC_DCLK #14 FRC_DOUT #13 FRC_DFRAME #12 MODEM_DCLK #14 MODEM_DIN #13 MODEM_DOUT #12	PRS_CH0 #11 PRS_CH9 #14 PRS_CH10 #3 PRS_CH11 #2 ACMP0_O #14 ACMP1_O #14 ETM_TD2			

GPIO Name	Pin Alternate Functionality / Description							
	Analog	Timers	Communication	Radio	Other			
PC10	BUSBY BUSAX	TIM0_CC0 #15 TIM0_CC1 #14 TIM0_CC2 #13 TIM0_CDTI0 #12 TIM0_CDTI1 #11 TIM0_CDTI2 #10 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC2 #13 TIM1_CC3 #12 WTIM0_CC0 #30 WTIM0_CC0 #30 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CDT10 #22 WTIM0_CDT10 #22 WTIM0_CDT12 #18 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 PCNT0_S1IN #14	US0_TX #15 US0_RX #14 US0_CLK #13 US0_CS #12 US0_CTS #11 US0_RTS #10 US1_TX #15 US1_RX #14 US1_CLK #13 US1_CS #12 US1_CTS #11 US1_RTS #10 LEU0_TX #15 LEU0_RX #14 I2C0_SDA #15 I2C0_SCL #14 I2C1_SDA #19 I2C1_SCL #18	FRC_DCLK #15 FRC_DOUT #14 FRC_DFRAME #13 MODEM_DCLK #15 MODEM_DIN #14 MODEM_DOUT #13	CMU_CLK1 #3 PRS_CH0 #12 PRS_CH9 #15 PRS_CH10 #4 PRS_CH11 #3 ACMP0_O #15 ACMP1_O #15 ETM_TD3 GPIO_EM4WU12			
PC11	BUSAY BUSBX	TIM0_CC0 #16 TIM0_CC1 #15 TIM0_CDT10 #13 TIM0_CDT10 #13 TIM0_CDT12 #11 TIM0_CDT12 #11 TIM1_CC0 #16 TIM1_CC1 #15 TIM1_CC2 #14 TIM1_CC3 #13 WTIM0_CC0 #31 WTIM0_CC0 #31 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CDT10 #23 WTIM0_CDT10 #23 WTIM0_CDT11 #21 WTIM0_CDT12 #19 LETIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 PCNT0_S1IN #15	US0_TX #16 US0_RX #15 US0_CLK #14 US0_CS #13 US0_CTS #12 US0_RTS #11 US1_TX #16 US1_RX #15 US1_CLK #14 US1_CS #13 US1_CTS #12 US1_RTS #11 LEU0_TX #16 LEU0_RX #15 I2C0_SDA #16 I2C0_SCL #15 I2C1_SDA #20 I2C1_SCL #19	FRC_DCLK #16 FRC_DOUT #15 FRC_DFRAME #14 MODEM_DCLK #16 MODEM_DIN #15 MODEM_DOUT #14	CMU_CLK0 #3 PRS_CH0 #13 PRS_CH9 #16 PRS_CH10 #5 PRS_CH11 #4 ACMP0_O #16 ACMP1_O #16 DBG_SWO #3			
PD13	VDAC0_OUT0ALT / OPA0_OUTALT #1 BUSCY BUSDX OPA1_P	TIM0_CC0 #21 TIM0_CC1 #20 TIM0_CC2 #19 TIM0_CDTI0 #18 TIM0_CDTI1 #17 TIM0_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 WTIM0_CDTI0 #29 WTIM0_CDT10 #29 WTIM0_CDT12 #25 LETIM0_OUT0 #21 LETIM0_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20	US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20	FRC_DCLK #21 FRC_DOUT #20 FRC_DFRAME #19 MODEM_DCLK #21 MODEM_DIN #20 MODEM_DOUT #19	PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21 LES_CH5			

GPIO Name	Pin Alternate Functionality / Description							
	Analog	Timers	Communication	Radio	Other			
PD14	BUSDY BUSCX VDAC0_OUT1 / OPA1_OUT	TIM0_CC0 #22 TIM0_CC1 #21 TIM0_CC2 #20 TIM0_CDTI0 #19 TIM0_CDTI1 #18 TIM0_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC2 #20 TIM1_CC3 #19 WTIM0_CDTI0 #30 WTIM0_CDT10 #30 WTIM0_CDT11 #28 WTIM0_CDT12 #26 LETIM0_OUT0 #22 LETIM0_OUT0 #22 LETIM0_OUT1 #21 PCNT0_S0IN #22 PCNT0_S1IN #21	US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 US1_TX #22 US1_RX #21 US1_CLK #20 US1_CS #19 US1_CTS #18 US1_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21	FRC_DCLK #22 FRC_DOUT #21 FRC_DFRAME #20 MODEM_DCLK #22 MODEM_DIN #21 MODEM_DOUT #20	CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 ACMP1_O #22 LES_CH6 GPIO_EM4WU4			
PD15	VDAC0_OUT0ALT / OPA0_OUTALT #2 BUSCY BUSDX OPA1_N	TIM0_CC0 #23 TIM0_CC1 #22 TIM0_CD10 #20 TIM0_CD11 #19 TIM0_CD11 #19 TIM0_CD12 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 WTIM0_CDT10 #31 WTIM0_CDT10 #31 WTIM0_CDT12 #27 LETIM0_OUT0 #23 LETIM0_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	FRC_DCLK #23 FRC_DOUT #22 FRC_DFRAME #21 MODEM_DCLK #23 MODEM_DIN #22 MODEM_DOUT #21	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 LES_CH7 DBG_SWO #2			
PF0	BUSBY BUSAX	TIM0_CC0 #24 TIM0_CC1 #23 TIM0_CC2 #22 TIM0_CDTI0 #21 TIM0_CDTI1 #20 TIM0_CDTI2 #19 TIM1_CC0 #24 TIM1_CC1 #23 TIM1_CC2 #22 TIM1_CC3 #21 WTIM0_CDTI1 #30 WTIM0_CDTI2 #28 LETIM0_OUT0 #24 LETIM0_OUT1 #23 PCNT0_S0IN #24 PCNT0_S1IN #23			PRS_CH0 #0 PRS_CH1 #7 PRS_CH2 #6 PRS_CH3 #5 ACMP0_O #24 ACMP1_O #24 DBG_SWCLKTCK BOOT_TX			

GPIO Name	Pin Alternate Functionality / Description							
	Analog	Timers	Communication	Radio	Other			
PF1	BUSAY BUSBX	TIM0_CC0 #25 TIM0_CC1 #24 TIM0_CC2 #23 TIM0_CDTI0 #22 TIM0_CDTI1 #21 TIM0_CDTI2 #20 TIM1_CC0 #25 TIM1_CC1 #24 TIM1_CC2 #23 TIM1_CC3 #22 WTIM0_CDTI1 #31 WTIM0_CDT12 #29 LETIM0_OUT0 #25 LETIM0_OUT0 #25 PCNT0_S0IN #24	US0_TX #25 US0_RX #24 US0_CLK #23 US0_CS #22 US0_CTS #21 US0_RTS #20 US1_TX #25 US1_RX #24 US1_CLK #23 US1_CS #22 US1_CTS #21 US1_RTS #20 US2_TX #15 US2_RX #14 US2_CLK #13 US2_CS #12 US2_CTS #11 US2_CTS #11 US2_RTS #10 LEU0_TX #25 LEU0_RX #24 I2C0_SDA #25 I2C0_SCL #24	FRC_DCLK #25 FRC_DOUT #24 FRC_DFRAME #23 MODEM_DCLK #25 MODEM_DIN #24 MODEM_DOUT #23	PRS_CH0 #1 PRS_CH1 #0 PRS_CH2 #7 PRS_CH3 #6 ACMP0_O #25 ACMP1_O #25 DBG_SWDIOTMS BOOT_RX			
PF2	BUSBY BUSAX	TIM0_CC0 #26 TIM0_CC1 #25 TIM0_CC2 #24 TIM0_CDTI0 #23 TIM0_CDTI1 #22 TIM0_CDTI2 #21 TIM1_CC0 #26 TIM1_CC1 #25 TIM1_CC2 #24 TIM1_CC3 #23 WTIM0_CDTI2 #30 LETIM0_OUT0 #26 LETIM0_OUT1 #25 PCNT0_S0IN #26 PCNT0_S1IN #25	US0_TX #26 US0_RX #25 US0_CLK #24 US0_CS #23 US0_CTS #22 US0_RTS #21 US1_TX #26 US1_RX #25 US1_CLK #24 US1_CS #23 US1_CTS #22 US1_RTS #21 LEU0_TX #26 LEU0_RX #25 I2C0_SDA #26 I2C0_SCL #25	FRC_DCLK #26 FRC_DOUT #25 FRC_DFRAME #24 MODEM_DCLK #26 MODEM_DIN #25 MODEM_DOUT #24	CMU_CLK0 #6 PRS_CH0 #2 PRS_CH1 #1 PRS_CH2 #0 PRS_CH3 #7 ACMP0_O #26 ACMP1_O #26 DBG_TDO DBG_SWO #0 GPIO_EM4WU0			
PF3	BUSAY BUSBX	TIM0_CC0 #27 TIM0_CC1 #26 TIM0_CC2 #25 TIM0_CDTI0 #24 TIM0_CDTI1 #23 TIM0_CDTI2 #22 TIM1_CC0 #27 TIM1_CC1 #26 TIM1_CC2 #25 TIM1_CC3 #24 WTIM0_CDTI2 #31 LETIM0_OUT0 #27 LETIM0_OUT0 #27 LETIM0_OUT1 #26 PCNT0_S0IN #27 PCNT0_S1IN #26	US0_TX #27 US0_RX #26 US0_CLK #25 US0_CS #24 US0_CTS #23 US0_RTS #22 US1_TX #27 US1_RX #26 US1_CLK #25 US1_CS #24 US1_CTS #23 US1_RTS #22 US2_TX #16 US2_RX #15 US2_CLK #14 US2_CS #13 US2_CTS #12 US2_RTS #11 LEU0_RX #26 I2C0_SDA #27 I2C0_SCL #26	FRC_DCLK #27 FRC_DOUT #26 FRC_DFRAME #25 MODEM_DCLK #27 MODEM_DIN #26 MODEM_DOUT #25	CMU_CLK1 #6 PRS_CH0 #3 PRS_CH1 #2 PRS_CH2 #1 PRS_CH3 #0 ACMP0_O #27 ACMP1_O #27 DBG_TDI			

GPIO Name	Pin Alternate Functionality / Description						
	Analog	Timers	Communication	Radio	Other		
PF4	BUSBY BUSAX	TIM0_CC0 #28 TIM0_CC1 #27 TIM0_CC2 #26 TIM0_CDTI0 #25 TIM0_CDTI1 #24 TIM0_CDTI2 #23 TIM1_CC0 #28 TIM1_CC1 #27 TIM1_CC2 #26 TIM1_CC3 #25 LE- TIM0_OUT0 #28 LE- TIM0_OUT0 #28 LE- TIM0_OUT1 #27 PCNT0_S0IN #28 PCNT0_S1IN #27	US0_TX #28 US0_RX #27 US0_CLK #26 US0_CS #25 US0_CTS #24 US0_RTS #23 US1_TX #28 US1_RX #27 US1_CLK #26 US1_CS #25 US1_CTS #24 US1_RTS #23 US2_TX #17 US2_RX #16 US2_CLK #15 US2_CS #14 US2_CTS #13 US2_RTS #12 LEU0_TX #28 LEU0_RX #27 I2C0_SDA #28 I2C0_SCL #27	FRC_DCLK #28 FRC_DOUT #27 FRC_DFRAME #26 MODEM_DCLK #28 MODEM_DIN #27 MODEM_DOUT #26	PRS_CH0 #4 PRS_CH1 #3 PRS_CH2 #2 PRS_CH3 #1 ACMP0_O #28 ACMP1_O #28		
PF5	BUSAY BUSBX	TIM0_CC0 #29 TIM0_CC1 #28 TIM0_CC2 #27 TIM0_CDTI0 #26 TIM0_CDTI1 #25 TIM0_CDTI2 #24 TIM1_CC0 #29 TIM1_CC1 #28 TIM1_CC2 #27 TIM1_CC3 #26 LE- TIM0_OUT0 #29 LE- TIM0_OUT0 #29 LE- TIM0_OUT1 #28 PCNT0_S0IN #29 PCNT0_S1IN #28	US0_TX #29 US0_RX #28 US0_CLK #27 US0_CS #26 US0_CTS #25 US0_RTS #24 US1_TX #29 US1_RX #28 US1_CLK #27 US1_CS #26 US1_CTS #25 US1_CTS #25 US1_RTS #24 US2_TX #18 US2_RX #17 US2_CLK #16 US2_CS #15 US2_CTS #14 US2_RTS #13 LEU0_TX #29 LEU0_RX #28 I2C0_SDA #29 I2C0_SCL #28	FRC_DCLK #29 FRC_DOUT #28 FRC_DFRAME #27 MODEM_DCLK #29 MODEM_DIN #28 MODEM_DOUT #27	PRS_CH0 #5 PRS_CH1 #4 PRS_CH2 #3 PRS_CH3 #2 ACMP0_O #29 ACMP1_O #29		

GPIO Name	Pin Alternate Functionality / Description						
	Analog	Timers	Communication	Radio	Other		
PF6	BUSBY BUSAX	TIM0_CC0 #30 TIM0_CC1 #29 TIM0_CC2 #28 TIM0_CDTI0 #27 TIM0_CDTI1 #26 TIM0_CDTI2 #25 TIM1_CC0 #30 TIM1_CC1 #29 TIM1_CC2 #28 TIM1_CC3 #27 LE- TIM0_OUT0 #30 LE- TIM0_OUT0 #30 LE- TIM0_OUT1 #29 PCNT0_S0IN #30 PCNT0_S1IN #29	US0_TX #30 US0_RX #29 US0_CLK #28 US0_CS #27 US0_CTS #26 US0_RTS #25 US1_TX #30 US1_RX #29 US1_CLK #28 US1_CS #27 US1_CTS #26 US1_RTS #25 US2_TX #19 US2_RX #18 US2_CLK #17 US2_CS #16 US2_CTS #15 US2_RTS #14 LEU0_RX #29 I2C0_SDA #30 I2C0_SCL #29	FRC_DCLK #30 FRC_DOUT #29 FRC_DFRAME #28 MODEM_DCLK #30 MODEM_DIN #29 MODEM_DOUT #28	CMU_CLK1 #7 PRS_CH0 #6 PRS_CH1 #5 PRS_CH2 #4 PRS_CH3 #3 ACMP0_O #30 ACMP1_O #30		
PF7	BUSAY BUSBX	TIM0_CC0 #31 TIM0_CC1 #30 TIM0_CC2 #29 TIM0_CDTI0 #28 TIM0_CDTI1 #27 TIM0_CDTI2 #26 TIM1_CC0 #31 TIM1_CC1 #30 TIM1_CC2 #29 TIM1_CC3 #28 LE- TIM0_OUT0 #31 LE- TIM0_OUT0 #31 LE- TIM0_OUT1 #30 PCNT0_S0IN #31 PCNT0_S1IN #30	US0_TX #31 US0_RX #30 US0_CLK #29 US0_CS #28 US0_CTS #27 US0_RTS #26 US1_TX #31 US1_RX #30 US1_CLK #29 US1_CS #28 US1_CTS #27 US1_RTS #26 US2_TX #20 US2_RX #19 US2_CLK #18 US2_CS #17 US2_CTS #16 US2_RTS #15 LEU0_TX #31 LEU0_RX #30 I2C0_SDA #31 I2C0_SCL #30	FRC_DCLK #31 FRC_DOUT #30 FRC_DFRAME #29 MODEM_DCLK #31 MODEM_DIN #30 MODEM_DOUT #29	CMU_CLKI0 #1 CMU_CLK0 #7 PRS_CH0 #7 PRS_CH1 #6 PRS_CH2 #5 PRS_CH3 #4 ACMP0_O #31 ACMP1_O #31 GPIO_EM4WU1		

8.3 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings and the associated GPIO pin. Refer to 8.2 GPIO Functionality Table for a list of functions available on each GPIO pin.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Analog comparator
ACMP0_O	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	ACMP0, digital out- put.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Analog comparator ACMP1, digital out-
ACMP1_O	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	put.
	3: PA3			15: PC10			27: PF3	31: PF7	
ADC0_EXTN	0: PA0								Analog to digital converter ADC0 ex- ternal reference in- put negative pin.
ADC0_EXTP	0: PA1								Analog to digital converter ADC0 ex- ternal reference in- put positive pin.
BOOT_RX	0: PF1								Bootloader RX.
BOOT_TX	0: PF0								Bootloader TX.
	0: PA1	5: PD14							Clock Management
CMU_CLK0	2: PC6	6: PF2							Unit, clock output
	3: PC11	7: PF7							number 0.
	0: PA0	5: PD15							Clock Management
CMU_CLK1	2: PC7	6: PF3							Unit, clock output
	3: PC10	7: PF6							number 1.
	0: PB13	4: PA5							Clock Management
CMU_CLKI0	1: PF7								Unit, clock input
	2: PC6								number 0.

Table 8.3. Alternate Functionality Overview
Alternate				LOCA	TION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PF0								Debug-interface Serial Wire clock input and JTAG Test Clock.
DBG_SWCLKTCK									Note that this func- tion is enabled to the pin out of reset, and has a built-in pull down.
DBG_SWDIOTMS	0: PF1								Debug-interface Serial Wire data in- put / output and JTAG Test Mode Select.
									Note that this func- tion is enabled to the pin out of reset, and has a built-in pull up.
	0: PF2 1: PB13								Debug-interface Serial Wire viewer Output.
DBG_SWO	2: PD15								Note that this func-
000_300	3: PC11								tion is not enabled after reset, and must be enabled by software to be used.
	0: PF3								Debug-interface JTAG Test Data In.
DBG_TDI									Note that this func- tion becomes avail- able after the first valid JTAG com- mand is received, and has a built-in pull up when JTAG is active.
	0: PF2								Debug-interface JTAG Test Data Out.
DBG_TDO									Note that this func- tion becomes avail- able after the first valid JTAG com- mand is received.
ETM_TCLK	1: PA5 3: PC6								Embedded Trace Module ETM clock .
ETM_TD0	3: PC7								Embedded Trace Module ETM data 0.

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ETM_TD1	3: PC8								Embedded Trace Module ETM data 1.
ETM_TD2	3: PC9								Embedded Trace Module ETM data 2.
ETM_TD3	3: PC10								Embedded Trace Module ETM data 3.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Frame Controller,
FRC_DCLK	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	Data Sniffer Clock.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	Frame Controller,
FRC_DFRAME	2: PA4		11: PC8 10: PC6	14: PC11		22: PF0	26: PF4	30: PA0	Data Sniffer Frame active
	3: PA5					23: PF1	27: PF5	31: PA1	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	Frame Controller,
FRC_DOUT	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	Data Sniffer Out- put.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
GPIO_EM4WU0	0: PF2								Pin can be used to wake the system up from EM4
GPIO_EM4WU1	0: PF7								Pin can be used to wake the system up from EM4
GPIO_EM4WU4	0: PD14								Pin can be used to wake the system up from EM4
GPIO_EM4WU8	0: PA3								Pin can be used to wake the system up from EM4
GPIO_EM4WU9	0: PB13								Pin can be used to wake the system up from EM4
GPIO_EM4WU12	0: PC10								Pin can be used to wake the system up from EM4
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
I2C0_SCL	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	I2C0 Serial Clock
1200_30L	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	Line input / output.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	

Alternate				LOCA					
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	I2C0 Serial Data in-
I2C0_SDA	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	put / output.
	3: PA3			15: PC10			27: PF3	31: PF7	
I2C1_SCL					18: PC10				I2C1 Serial Clock
1201_30L					19: PC11				Line input / output.
I2C1_SDA					19: PC10	20: PC11			I2C1 Serial Data in- put / output.
LES_CH5	0: PD13								LESENSE channel 5.
LES_CH6	0: PD14								LESENSE channel 6.
LES_CH7	0: PD15								LESENSE channel 7.
LES_CH8	0: PA0								LESENSE channel 8.
LES_CH9	0: PA1								LESENSE channel 9.
LES_CH10	0: PA2								LESENSE channel 10.
LES_CH11	0: PA3								LESENSE channel 11.
LES_CH12	0: PA4								LESENSE channel 12.
LES_CH13	0: PA5								LESENSE channel 13.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
LETIM0_OUT0	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Low Energy Timer LETIM0, output
	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	channel 0.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
LETIM0_OUT1	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	Low Energy Timer LETIM0, output
	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	channel 1.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
LEU0_RX	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	LEUART0 Receive
	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	input.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	LEUART0 Transmit
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	output. Also used
LEU0_TX	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	as receive input in half duplex commu-
	3: PA3			15: PC10			27: PF3	31: PF7	nication.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	MODEM data clock
MODEM_DCLK	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	out.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
MODEM_DIN	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	MODEM data in.
MODEM_DIN	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
MODEM_DOUT	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	MODEM data out.
MODEM_DOOT	2: PA4		11: PC8	14: PC11		22: PF0	26: PF4	30: PA0	
	3: PA5					23: PF1	27: PF5	31: PA1	
OPA0_N	0: PA4								Operational Amplifi- er 0 external nega- tive input.
OPA0_P	0: PA2								Operational Amplifi- er 0 external posi- tive input.
OPA1_N	0: PD15								Operational Amplifi- er 1 external nega- tive input.
OPA1_P	0: PD13								Operational Amplifi- er 1 external posi- tive input.
OPA2_N	0: PB13								Operational Amplifi- er 2 external nega- tive input.
OPA2_P	0: PB11								Operational Amplifi- er 2 external posi- tive input.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Pulse Counter
PCNT0_S0IN	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	PCNT0 input num- ber 0.
	3: PA3			15: PC10			27: PF3	31: PF7	

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
DONTO STIN	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	Pulse Counter
PCNT0_S1IN	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	PCNT0 input num- ber 1.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
	0: PF0	4: PF4	8: PC6	12: PC10					
	1: PF1	5: PF5	9: PC7	13: PC11					Peripheral Reflex
PRS_CH0	2: PF2	6: PF6	10: PC8						System PRS, chan- nel 0.
	3: PF3	7: PF7	11: PC9						
	0: PF1	4: PF5							
	1: PF2	5: PF6							Peripheral Reflex
PRS_CH1	2: PF3	6: PF7							System PRS, chan- nel 1.
	3: PF4	7: PF0							
	0: PF2	4: PF6							
	1: PF3	5: PF7							Peripheral Reflex
PRS_CH2	2: PF4	6: PF0							System PRS, chan- nel 2.
	3: PF5	7: PF1							
	0: PF3	4: PF7		12: PD13					
	1: PF4	5: PF0		13: PD14					Peripheral Reflex
PRS_CH3	2: PF5	6: PF1		14: PD15					System PRS, chan- nel 3.
	3: PF6	7: PF2							
		4: PD13							
PRS_CH4		5: PD14							Peripheral Reflex System PRS, chan-
		6: PD15							nel 4.
	3: PD13	4: PD14							Peripheral Reflex
PRS_CH5		5: PD15							System PRS, chan- nel 5.
	0: PA0	4: PA4	8: PB13	15: PD13	16: PD14				
	1: PA1	5: PA5			17: PD15				Peripheral Reflex
PRS_CH6	2: PA2	6: PB11							System PRS, chan- nel 6.
	3: PA3								
	0: PA1	4: PA5	10: PA0						
	1: PA2	5: PB11							Peripheral Reflex
PRS_CH7	2: PA3	7: PB13							System PRS, chan- nel 7.
	3: PA4								

Alternate				LOCA	TION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA2	4: PB11	9: PA0						
	1: PA3	6: PB13	10: PA1						Peripheral Reflex
PRS_CH8	2: PA4								System PRS, chan- nel 8.
	3: PA5								
	0: PA3	5: PB13	8: PA0	12: PC7	16: PC11				
PRS_CH9	1: PA4		9: PA1	13: PC8					Peripheral Reflex System PRS, chan-
	2: PA5		10: PA2	14: PC9					nel 9.
	3: PB11		11: PC6	15: PC10					
	0: PC6	4: PC10							
PRS_CH10	1: PC7	5: PC11							Peripheral Reflex System PRS, chan-
	2: PC8								nel 10.
	3: PC9								
	0: PC7	4: PC11							
PRS_CH11	1: PC8	5: PC6							Peripheral Reflex System PRS, chan-
FRS_CHIT	2: PC9								nel 11.
	3: PC10								
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
TIM0_CC0	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Timer 0 Capture Compare input /
	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	output channel 0.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
TIM0 CC1	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	Timer 0 Capture Compare input /
	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	output channel 1.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
TIM0_CC2	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	Timer 0 Capture Compare input /
11110_002	2: PA4		11: PC8	14: PC11		22: PF0	26: PF4	30: PA0	output channel 2.
	3: PA5					23: PF1	27: PF5	31: PA1	
	0: PA3	5: PB13	8: PC6	12: PC10	18: PD13	20: PD15	24: PF3	28: PF7	
TIM0_CDTI0	1: PA4		9: PC7	13: PC11	19: PD14	21: PF0	25: PF4	29: PA0	Timer 0 Compli- mentary Dead Time
	2: PA5		10: PC8			22: PF1	26: PF5	30: PA1	Insertion channel 0.
	3: PB11		11: PC9			23: PF2	27: PF6	31: PA2	
	0: PA4	4: PB13	8: PC7	12: PC11	17: PD13	20: PF0	24: PF4	28: PA0	
TIM0_CDTI1	1: PA5	7: PC6	9: PC8		18: PD14	21: PF1	25: PF5	29: PA1	Timer 0 Compli- mentary Dead Time
	2: PB11		10: PC9		19: PD15	22: PF2	26: PF6	30: PA2	Insertion channel 1.
			11: PC10			23: PF3	27: PF7	31: PA3	

Alternate				LOCA	TION				
Functionality	0: PA5 6: PC6 8: 1: PB11 7: PC7 9: 3: PB13 10 11 0: PA0 4: PA4 8: 1: PA1 5: PA5 11 2: PA2 6: PB11		8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA5	6: PC6	8: PC8		16: PD13	20: PF1	24: PF5	28: PA1	
	1: PB11	7: PC7	9: PC9		17: PD14	21: PF2	25: PF6	29: PA2	Timer 0 Compli-
TIM0_CDTI2	3: PB13		10: PC10		18: PD15	22: PF3	26: PF7	30: PA3	mentary Dead Time Insertion channel 2.
			11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	Timer 1 Capture Compare input /
TIM1_CC0	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	output channel 0.
	3: PA3			15: PC10			27: PF3	31: PF7	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	
TIM1_CC1	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	Timer 1 Capture Compare input /
	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	output channel 1.
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
TIM1_CC2	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	Timer 1 Capture Compare input /
11011_002	2: PA4		11: PC8	14: PC11		22: PF0	26: PF4	30: PA0	output channel 2.
	3: PA5					23: PF1	27: PF5	31: PA1	
	0: PA3	5: PB13	8: PC6	12: PC10	18: PD13	20: PD15	24: PF3	28: PF7	
TIM1_CC3	1: PA4		9: PC7	13: PC11	19: PD14	21: PF0	25: PF4	29: PA0	Timer 1 Capture Compare input /
11011_005	2: PA5		10: PC8			22: PF1	26: PF5	30: PA1	output channel 3.
	3: PB11		11: PC9			23: PF2	27: PF6	31: PA2	
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
US0_CLK	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	USART0 clock in-
	2: PA4		11: PC8	14: PC11		22: PF0	26: PF4	30: PA0	put / output.
	3: PA5					23: PF1	27: PF5	31: PA1	
	0: PA3	5: PB13	8: PC6	12: PC10	18: PD13	20: PD15	24: PF3	28: PF7	
US0_CS	1: PA4		9: PC7	13: PC11	19: PD14	21: PF0	25: PF4	29: PA0	USART0 chip se-
000_00	2: PA5		10: PC8			22: PF1	26: PF5	30: PA1	lect input / output.
	3: PB11		11: PC9			23: PF2	27: PF6	31: PA2	
	0: PA4	4: PB13	8: PC7	12: PC11	17: PD13	20: PF0	24: PF4	28: PA0	
US0_CTS	1: PA5	7: PC6	9: PC8		18: PD14	21: PF1	25: PF5	29: PA1	USART0 Clear To Send hardware
	2: PB11		10: PC9		19: PD15	22: PF2	26: PF6	30: PA2	flow control input.
			11: PC10			23: PF3	27: PF7	31: PA3	
	0: PA5	6: PC6	8: PC8		16: PD13	20: PF1	24: PF5	28: PA1	
US0_RTS	1: PB11	7: PC7	9: PC9		17: PD14	21: PF2	25: PF6	29: PA2	USART0 Request To Send hardware
	3: PB13		10: PC10		18: PD15	22: PF3	26: PF7	30: PA3	flow control output.
			11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	USART0 Asynchro-
	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	nous Receive.
US0_RX	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	USART0 Synchro- nous mode Master
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	Input / Slave Out- put (MISO).
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	USART0 Asynchro- nous Transmit. Al-
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	so used as receive
US0_TX	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	input in half duplex communication.
	3: PA3			15: PC10			27: PF3	31: PF7	USART0 Synchro- nous mode Master Output / Slave In- put (MOSI).
	0: PA2	4: PB11	9: PC6	12: PC9	19: PD13	20: PD14	24: PF2	28: PF6	
US1_CLK	1: PA3	6: PB13	10: PC7	13: PC10		21: PD15	25: PF3	29: PF7	USART1 clock in-
	2: PA4		11: PC8	14: PC11		22: PF0	26: PF4	30: PA0	put / output.
	3: PA5					23: PF1	27: PF5	31: PA1	
	0: PA3	5: PB13	8: PC6	12: PC10	18: PD13	20: PD15	24: PF3	28: PF7	
US1_CS	1: PA4		9: PC7	13: PC11	19: PD14	21: PF0	25: PF4	29: PA0	USART1 chip se-
001_00	2: PA5		10: PC8			22: PF1	26: PF5	30: PA1	lect input / output.
	3: PB11		11: PC9			23: PF2	27: PF6	31: PA2	
	0: PA4	4: PB13	8: PC7	12: PC11	17: PD13	20: PF0	24: PF4	28: PA0	
US1_CTS	1: PA5	7: PC6	9: PC8		18: PD14	21: PF1	25: PF5	29: PA1	USART1 Clear To Send hardware
001_010	2: PB11		10: PC9		19: PD15	22: PF2	26: PF6	30: PA2	flow control input.
			11: PC10			23: PF3	27: PF7	31: PA3	
	0: PA5	6: PC6	8: PC8		16: PD13	20: PF1	24: PF5	28: PA1	
US1_RTS	1: PB11	7: PC7	9: PC9		17: PD14	21: PF2	25: PF6	29: PA2	USART1 Request To Send hardware
031_K13	3: PB13		10: PC10		18: PD15	22: PF3	26: PF7	30: PA3	flow control output.
			11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	
	0: PA1	4: PA5	10: PC6	12: PC8		20: PD13	24: PF1	28: PF5	USART1 Asynchro-
	1: PA2	5: PB11	11: PC7	13: PC9		21: PD14	25: PF2	29: PF6	nous Receive.
US1_RX	2: PA3	7: PB13		14: PC10		22: PD15	26: PF3	30: PF7	USART1 Synchro- nous mode Master
	3: PA4			15: PC11		23: PF0	27: PF4	31: PA0	Input / Slave Out- put (MISO).

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	21: PD13	24: PF0	28: PF4	USART1 Asynchro-
	1: PA1	5: PA5	11: PC6	13: PC8		22: PD14	25: PF1	29: PF5	nous Transmit. Al- so used as receive
	2: PA2	6: PB11		14: PC9		23: PD15	26: PF2	30: PF6	input in half duplex communication.
US1_TX	3: PA3			15: PC10			27: PF3	31: PF7	USART1 Synchro-
									nous mode Master Output / Slave In- put (MOSI).
				12: PF0	16: PF5			30: PA5	
US2_CLK				13: PF1	17: PF6				USART2 clock in-
				14: PF3	18: PF7				put / output.
				15: PF4					
			11: PF0	12: PF1	16: PF6			29: PA5	
US2_CS				13: PF3	17: PF7				USART2 chip se-
002_00				14: PF4					lect input / output.
				15: PF5					
			10: PF0	12: PF3	16: PF7			28: PA5	
US2_CTS			11: PF1	13: PF4					USART2 Clear To Send hardware
				14: PF5					flow control input.
				15: PF6					
			9: PF0	12: PF4			27: PA5		
US2 RTS			10: PF1	13: PF5					USART2 Request To Send hardware
_			11: PF3	14: PF6					flow control output.
				15: PF7					
				13: PF0	16: PF4			31: PA5	USART2 Asynchro- nous Receive.
US2_RX				14: PF1	17: PF5				USART2 Synchro-
				15: PF3	18: PF6				nous mode Master Input / Slave Out-
					19: PF7				put (MISO).
	0: PA5			14: PF0	16: PF3	20: PF7			USART2 Asynchro-
				15: PF1	17: PF4				nous Transmit. Al- so used as receive
					18: PF5				input in half duplex communication.
US2_TX					19: PF6				USART2 Synchro- nous mode Master
									Output / Slave In- put (MOSI).
VDAC0_EXT	0: PA1								Digital to analog converter VDAC0
									external reference input pin.

Alternate				LOC	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
VDAC0_OUT0 / OPA0_OUT	0: PA3								Digital to Analog Converter DAC0 output channel number 0.
VDAC0_OUT0AL T / OPA0_OUT- ALT	0: PA5 1: PD13 2: PD15								Digital to Analog Converter DAC0 al- ternative output for channel 0.
VDAC0_OUT1 / OPA1_OUT	0: PD14								Digital to Analog Converter DAC0 output channel number 1.
VDAC0_OUT1AL T / OPA1_OUT- ALT	1: PA2 2: PA4								Digital to Analog Converter DAC0 al- ternative output for channel 1.
	0: PA0	4: PA4		15: PB11	17: PB13		26: PC6	28: PC8	
	1: PA1	5: PA5					27: PC7	29: PC9	Wide timer 0 Cap- ture Compare in-
WTIM0_CC0	2: PA2							30: PC10	put / output channel 0.
	3: PA3							31: PC11	0.
	0: PA2			13: PB11			24: PC6	28: PC10	
	1: PA3			15: PB13			25: PC7	29: PC11	Wide timer 0 Cap- ture Compare in-
WTIM0_CC1	2: PA4						26: PC8		put / output channel 1.
	3: PA5						27: PC9		1.
	0: PA4		11: PB11	13: PB13		22: PC6	24: PC8		
	1: PA5					23: PC7	25: PC9		Wide timer 0 Cap- ture Compare in-
WTIM0_CC2							26: PC10		put / output channel 2.
							27: PC11		L.
		7: PB11	9: PB13		18: PC6	20: PC8		29: PD13	
					19: PC7	21: PC9		30: PD14	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI0						22: PC10		31: PD15	Time Insertion channel 0.
						23: PC11			channer 0.
		5: PB11			16: PC6	20: PC10	27: PD13	28: PD14	
		7: PB13			17: PC7	21: PC11		29: PD15	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI1					18: PC8			30: PF0	Time Insertion channel 1.
					19: PC9			31: PF1	
	3: PB11	5: PB13		14: PC6	16: PC8		25: PD13	28: PF0	
				15: PC7	17: PC9		26: PD14	29: PF1	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI2					18: PC10		27: PD15	30: PF2	Time Insertion channel 2.
					19: PC11			31: PF3	

8.4 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurably implement the signal routing. Figure 8.2 APORT Connection Diagram on page 83 shows the APORT routing for this device family (note that available features may vary by part number). A complete description of APORT functionality can be found in the Reference Manual.





Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

BGM13P Wireless Gecko Bluetooth ® Module Data Sheet

Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		60d		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX																				PA4		PA2		PA0		PD14						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX																				PA4		PA2		PA0		PD14						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

Table 8.5. ACMP1 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX																				PA4		PA2		PA0		PD14						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

Table 8.6. ADC0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0
CE	хт																																
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX																				PA4		PA2		PA0		PD14						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
CE	хт_	SEN	ISE										1								1						1						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

Table 8.7. CSEN Bus and Pin Mapping

Table 8.8. IDAC0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
APORT1X	BUSCX																				PA4		PA2		PAO		PD14						
APORT1Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	A0_	N			I	1					I	1			1	I		1			1					1			1			T	
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						
OP	A0_	P																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX																				PA4		PA2		PAO		PD14						
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					

Table 8.9. VDAC0 / OPA Bus and Pin Mapping

BGM13P Wireless Gecko Bluetooth [®] Module Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	PA1_	N																															
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PAO		PD14						
OP	A1_	P																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX																				PA4		PA2		PAO		PD14						
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
OP	A2_	N	1		1			1	1		1	1		1	1					1		1	1		1			1				1	
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

BGM13P Wireless Gecko Bluetooth [®] Module Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
OP	A2_	00	г																														
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		60d		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PAO		PD14						
OP	A2_	P																															
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X	BUSCX																				PA4		PA2		PAO		PD14						
APORT4X	BUSDX			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
VD	AC	0_0	JT0	/ OF	PA0	_οι	JT																										
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

BGM13P Wireless Gecko Bluetooth [®] Module Data Sheet Pin Definitions

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
VD	AC	0_0	JT1	/ 0	PA1	_0L	JT																										
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY			PB13		PB11														PA5		PA3		PA1		PD15		PD13					
APORT4Y	BUSDY																				PA4		PA2		PA0		PD14						

9. Package Specifications

9.1 Package Outline



Figure 9.1. BGM13P with Antenna - Top and Side View



Figure 9.2. BGM13P with U.FL - Top and Side View



Figure 9.3. BGM13P - Bottom View

9.2 Recommended PCB Land Pattern

The figure below shows the recommended land pattern. The antenna clearance section is not required for BGM13P module versions with a U.FL connector.



Figure 9.4. BGM13P Recommended PCB Land Pattern

9.3 Package Marking

The figure below shows the module markings printed on the RF-shield.



Figure 9.5. BGM13P Package Marking

Note: Module memory size in the Ordering Code (F512) is encoded as "H" in the package top mark.

Mark Description

The package marking consists of:

- BGM13Pxxxxxxx Part number designation.
- Model: BGM13Pxxxx Model number designation.
- QR Code: YYWWMMABCDE
 - YY Last two digits of the assembly year.
 - WW Two-digit workweek when the device was assembled.
 - MMABCDE Silicon Labs unit code.
- YYWWTTTTTT
 - YY Last two digits of the assembly year.
 - WW Two-digit workweek when the device was assembled.
 - TTTTTT Manufacturing trace code. The first letter is the device revision.
- Certification marks such as the CE logo, FCC and IC IDs, etc. will be engraved on the grayed out area, according to regulatory body requirements.

10. Soldering Recommendations

The BGM13P is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven, and particular type of solder paste used.

- · Refer to technical documentations of particular solder paste for profile configurations.
- Avoid using more than two reflow cycles.
- A no-clean, type-3 solder paste is recommended.
- · A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- · Recommended stencil thickness is 0.100mm (4 mils).
- Refer to the recommended PCB land pattern for an example stencil aperture size.
- For further recommendation, please refer to the JEDEC/IPC J-STD-020, IPC-SM-782 and IPC 7351 guidelines.
- Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.

11. Certifications

11.1 Qualified Antenna Types

The BGM13P variants supporting an external antenna have been designed to operate with a standard 2.14 dBi dipole antenna. Any antenna of a different type or with a gain higher than 2.14 dBi is strictly prohibited for use with this device. Using an antenna of a different type or gain more than 2.14 dBi will require additional testing for FCC, CE and IC. The required antenna impedance is 50 Ω .

Table 11.1. Qualified Antennas for BGM13P

Antenna Type	Maximum Gain
Dipole	2.14 dBi

11.2 Bluetooth

The BGM13P is pre-qualified as a Low Energy RF-PHY tested component, having Declaration ID of D037287 and QDID of 101562. For the qualification of an end product embedding the BGM13P, the above should be combined with the most up to date Wireless Gecko Link Layer and Host components.

11.3 CE

The BGM13P22 module is in conformity with the essential requirements and other relevant requirements of the Radio Equipment Directive (RED) (2014/53/EU). Please note that every application using the BGM13P22 will need to perform the radio EMC tests on the end product, according to EN 301 489-17. It is ultimately the responsibility of the manufacturer to ensure the compliance of the end-product. The specific product assembly may have an impact to RF radiated characteristics, and manufacturers should carefully consider RF radiated testing with the end-product assembly. A formal DoC is available via www.silabs.com

The BGM13P32 module is in conformity with the essential requirements and other relevant requirements of the Radio Equipment Directive(RED) at up to 10 dBm RF transmit power when not using Adaptive Frequency Hopping (AFH). With early module firmware versions that do not support AFH and that do not have built-in functionality to limit the max RF transmit power to 10 dBm automatically, it is responsibility of the end-product's manufacturer to limit output power accordingly. With newer firmware versions supporting AFH, the end-product's manufacturer has the option to enable AFH and transmit at full output power while the module remains compliant or, alternatively, to disable AFH in which case the max RF transmit power will be automatically limited to 10 dBm, making the module compliant in all cases. Please refer to the firmware change log to verify which version introduced AFH.

11.4 FCC

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- 1. This device may not cause harmful interference, and
- 2. This device must accept any interference received, including interference that may cause undesirable operation.

Any changes or modifications not expressly approved by Silicon Labs could void the user's authority to operate the equipment.

FCC RF Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance. This transmitter meets both portable and mobile limits as demonstrated in the RF Exposure Analysis. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

OEM Responsibilities to comply with FCC Regulations:

OEM integrator is responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

- With BGM13P32 the antenna(s) must be installed such that a minimum separation distance of 50.5 mm is maintained between the radiator (antenna) and all persons at all times.
- With BGM13P22 the antenna(s) must be installed such that a minimum separation distance of 9 mm is maintained between the radiator (antenna) and all persons at all times.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

Important Note:

In the event that the above conditions cannot be met (for certain configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

End Product Labeling

The variants of BGM13P Modules are labeled with their own FCC ID. If the FCC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

"Contains Transmitter Module FCC ID: QOQBGM13P"

Or

"Contains FCC ID: QOQBGM13P"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

11.5 ISED Canada

ISEDC

This radio transmitter (IC: 5123A-BGM13P) has been approved by Industry Canada to operate with the antenna types listed above, with the maximum permissible gain indicared. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

This device complies with Industry Canada's license-exempt RSS standards. Operation is subject to the following two conditions:

- 1. This device may not cause interference; and
- 2. This device must accept any interference, including interference that may cause undesired operation of the device

RF Exposure Statement

Exception from routine SAR evaluation limits are given in RSS-102 Issue 5.

The models BGM13P32A and BGM13P32E meet the given requirements when the minimum separation distance to human body is 40 mm.

The models BGM13P22A and BGM13P22E meet the given requirements when the minimum separation distance to human body is 20 mm.

RF exposure or SAR evaluation is not required when the separation distance is same or more than stated above. If the separation distance is less than stated above the OEM integrator is responsible for evaluating the SAR.

OEM Responsibilities to comply with IC Regulations

The BGM13P modules have been certified for integration into products only by OEM integrators under the following conditions:

- The antenna(s) must be installed such that a minimum separation distance as stated above is maintained between the radiator (antenna) and all persons at all times.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter.

As long as the two conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

IMPORTANT NOTE

In the event that these conditions cannot be met (for certain configurations or co-location with another transmitter), then the ISEDC authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate ISEDC authorization. **End Product Labeling**

The BGM13P module is labeled with its own IC ID. If the IC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

"Contains Transmitter Module IC: 5123A-BGM13P "

or

"Contains IC: 5123A-BGM13P"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

ISEDC (Français)

Industrie Canada a approuvé l'utilisation de cet émetteur radio (IC: 5123A-BGM13P) en conjonction avec des antennes de type dipolaire à 2.14dBi ou des antennes embarquées, intégrée au produit. L'utilisation de tout autre type d'antenne avec ce composant est proscrite.

Ce composant est conforme aux normes RSS, exonérées de licence d'Industrie Canada. Son mode de fonctionnement est soumis aux deux conditions suivantes:

1. Ce composant ne doit pas générer d'interférences.

2. Ce composant doit pouvoir est soumis à tout type de perturbation y compris celle pouvant nuire à son bon fonctionnement. Déclaration d'exposition RF

L'exception tirée des limites courantes d'évaluation SAR est donnée dans le document RSS-102 Issue 5.

Les modules BGM13P32A and BGM13P32E répondent aux exigences requises lorsque la distance minimale de séparation avec le corps humain est de 40 mm.

Les modules BGM13P22A and BGM13P22E répondent aux exigences requises lorsque la distance minimale de séparation avec le corps humain est de 20 mm.

La déclaration d'exposition RF ou l'évaluation SAR n'est pas nécessaire lorsque la distance de séparation est identique ou supérieure à celle indiquée ci-dessus. Si la distance de séparation est inférieure à celle mentionnées plus haut, il incombe à l'intégrateur OEM de procédé à une évaluation SAR.

Responsabilités des OEM pour une mise en conformité avec le Règlement du Circuit Intégré

Le module BGM13P a été approuvé pour l'intégration dans des produits finaux exclusivement réalisés par des OEM sous les conditions suivantes:

- L'antenne (s) doit être installée de sorte qu'une distance de séparation minimale indiquée ci-dessus soit maintenue entre le radiateur (antenne) et toutes les personnes avoisinante, ce à tout moment.
- Le module émetteur ne doit pas être localisé ou fonctionner avec une autre antenne ou un autre transmetteur que celle indiquée plus haut.

Tant que les deux conditions ci-dessus sont respectées, il n'est pas nécessaire de tester ce transmetteur de façon plus poussée. Cependant, il incombe à l'intégrateur OEM de s'assurer de la bonne conformité du produit fini avec les autres normes auxquelles il pourrait être soumis de fait de l'utilisation de ce module (par exemple, les émissions des périphériques numériques, les exigences de périphériques PC, etc.).

REMARQUE IMPORTANTE

ans le cas où ces conditions ne peuvent être satisfaites (pour certaines configurations ou co-implantation avec un autre émetteur), l'autorisation ISEDC n'est plus considérée comme valide et le numéro d'identification ID IC ne peut pas être apposé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera responsable de la réévaluation du produit final (y compris le transmetteur) et de l'obtention d'une autorisation ISEDC distincte.

Étiquetage des produits finis

Les modules BGM13P sont étiquetés avec leur propre ID IC. Si l'ID IC n'est pas visible lorsque le module est intégré au sein d'un autre produit, cet autre produit dans lequel le module est installé devra porter une étiquette faisant apparaître les référence du module intégré. Dans un tel cas, sur le produit final doit se trouver une étiquette aisément lisible sur laquelle figurent les informations suivantes:

"Contient le module transmetteur: 5123A-BGM13P "

or

"Contient le circuit: 5123A-BGM13P"

L'intégrateur OEM doit être conscient qu'il ne doit pas fournir, dans le manuel d'utilisation, d'informations relatives à la façon d'installer ou de d'enlever ce module RF ainsi que sur la procédure à suivre pour modifier les paramètres liés à la radio.

11.6 Japan

The BGM13P22A and BGM13P22E are certified in Japan with certification number 209-J00282.

Since September 1, 2014 it is allowed (and highly recommended) that a manufacturer who integrates a radio module in their host equipment can place the certification mark and certification number (the same marking/number as depicted on the label of the radio module) on the outside of the host equipment. The certification mark and certification number must be placed close to the text in the Japanese language which is provided below. This change in the Radio Law has been made in order to enable users of the combination of host and radio module to verify if they are actually using a radio device which is approved for use in Japan.

Certification Text to be Placed on the Outside Surface of the Host Equipment:

当該機器には電波法に基づく、技術基準適合証明等を受けた特定無線設備を装着している。

Translation of the text:

"This equipment contains specified radio equipment that has been certified to the Technical Regulation Conformity Certification under the Radio Law."

The "Giteki" marking shown in the figures below must be affixed to an easily noticeable section of the specified radio equipment. Note that additional information may be required if the device is also subject to a telecom approval.



Figure 11.1. GITEKI Mark and ID



Figure 11.2. GITEKI Mark

11.7 KC South Korea

The BGM13P22A and BGM13P22E have certification in South-Korea.

Certification number: R-C-BGT-BGM13P22

11.8 NCC Taiwan

The BGM13P22A and BGM13P22E are certified in Taiwan. ID: CCAM18LP1260T0 (BGM13P22A) and CCAM18LP1261T2 (BGM13P22E).

According to NO	CC Low Power Radio Wave Radiation Equipment Management Regulations:
Article 12	A low-power RF equipment that has passed the type approval shall not change the frequency, increase the power or change the characteristics and functions of the original design without permission.
Article 14	The use of low-power RF equipment shall not affect flight safety and interfere with legal communications; if in- terference is found, it shall be immediately deactivated and improved until no interference is found.
	Legal communication in the preceding paragraph refers to radio communications operating in accordance with the provisions of the Telecommunications Act.
	Low-power RF equipment must withstand interference from legitimate communications or radiological, radiated electrical equipment for industrial, scientific, and medical applications.

	根據 NCC 低功率電波輻射性電機管理辦法 規定:
第十二條	經型式認證合格之低功率射頻電機,非經許可,公司、商號或使用 者均不得擅自變更頻率、加大功率或變更原設計之特性及功能。
第十四條	低功率射頻電機之使用不得影響飛航安全及干擾合法通信;經發現 有干擾現象時,應立即停用,並改善至無干擾時方得繼續使用。 前項合法通信,指依電信法規定作業之無線電通信。 低功率射頻電機須忍受合法通信或工業、科學及醫療用電波輻射性電 機設備之干擾。

12. Revision History

Revision 1.21

April, 2020

- · In the front page block diagram, updated the lowest energy mode for LETIMER.
- · Removed Wake On Radio references wherever applicable since this feature is not supported by the software.
- Updated 3.6.4 Low Energy Timer (LETIMER) lowest energy mode.
- Updated PTI description 7.3.2 Packet Trace Interface (PTI).
- Updated Section 9.1 Package Outline.
- · Updated dimensions 9.2 Recommended PCB Land Pattern.
- · Updated 9.3 Package Marking images and description.

Revision 1.2

January 2019

- Moved 11.7 Taiwan NCC to 11.8 Taiwan NCC.
- Updated text in 11.8 Taiwan NCC.
- Added 11.7 KC South Korea.
- · Updated text and images in section 9.4 Package Marking.
- Updated text in section 11.3 CE.

Revision 1.1

September 2018

· Added 19 dBm part numbers (BGM13P32) and associated specifications and details.

Revision 1.01

August 2018

- Added Electrical Specifications Tables for VDAC, CSEN, OPAMP, PCNT and APORT.
- Table 8.2 GPIO Functionality Table on page 63: Sorted by GPIO name.
- Removed unbonded I/O from APORT mapping tables.
- · Added package dimensions for devices with U.FL connection.
- · Removed tape and reel specifications section.

Revision 1.0

February 2018

- Updated 4.1 Electrical Characteristics with latest characterization data and test limits.
- · Added certification details.

Revision 0.2

December 2017

• Added V2 part numbers to Table 2.1 Ordering Information on page 3.

Revision 0.1

September 15, 2017

· Initial Release.

Silicon Labs

Simplicity Studio⁴



Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silcon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM8®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com