


DATA SHEET



BF1203

Dual N-channel dual gate MOS-FET

Product specification
Supersedes data of 2000 Dec 04

2001 Apr 25

Dual N-channel dual gate MOS-FET**BF1203****FEATURES**

- Two low noise gain controlled amplifiers in a single package
- Superior cross-modulation performance during AGC
- High forward transfer admittance
- High forward transfer admittance to input capacitance ratio.

APPLICATIONS


- Gain controlled low noise amplifiers for VHF and UHF applications with 3 to 9 V supply voltage, such as digital and analog television tuners and professional communications equipment.

DESCRIPTION

The BF1203 is a combination of two different dual gate MOS-FET amplifiers with shared source and gate 2 leads. The source and substrate are interconnected. Internal bias circuits enable DC stabilization and a very good cross-modulation performance during AGC. Integrated diodes between the gates and source protect against excessive input voltage surges. The transistor is encapsulated in a SOT363 micro-miniature plastic package.

PINNING - SOT363

PIN	DESCRIPTION
1	gate 1 (a)
2	gate 2
3	drain (a)
4	drain (b)
5	source
6	gate 1 (b)

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per MOS-FET unless otherwise specified						
V _{DS}	drain-source voltage		–	–	10	V
I _D	drain current (DC)		–	–	30	mA
y _{fs}	forward transfer admittance	amp. a: I _D = 15 mA	23	28	35	mS
		amp. b: I _D = 12 mA	25	30	40	mS
C _{ig1-s}	input capacitance at gate 1	amp. a: I _D = 15 mA; f = 1 MHz	–	2.6	3.1	pF
		amp. b: I _D = 12 mA; f = 1 MHz	–	1.7	2.2	pF
C _{rss}	reverse transfer capacitance	f = 1 MHz	–	15	–	fF
NF	noise figure	amp. a: f = 400 MHz; I _D = 15 mA	–	1	1.8	dB
		amp. b: f = 800 MHz; I _D = 12 mA	–	1.1	1.8	dB
X _{mod}	cross-modulation	amp. a: input level for k = 1% at 40 dB AGC	105	–	–	dB μ V
		amp. b: input level for k = 1% at 40 dB AGC	100	105	–	dB μ V

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

Dual N-channel dual gate MOS-FET

BF1203

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per MOS-FET unless otherwise specified					
V_{DS}	drain-source voltage		–	10	V
I_D	drain current (DC)		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	$T_s \leq 102^\circ\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^\circ\text{C}$
T_j	operating junction temperature		–	150	$^\circ\text{C}$

Note

1. T_s is the temperature at the soldering point of the source lead.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th j-s}$	thermal resistance from junction to soldering point	240	K/W




Fig.2 Power derating curve.

Dual N-channel dual gate MOS-FET

BF1203

STATIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per MOS-FET unless otherwise specified					
$V_{(\text{BR})DSS}$	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0$; $I_D = 10 \mu\text{A}$	10	–	V
$V_{(\text{BR})G1-SS}$	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0$; $I_{G1-S} = 10 \text{ mA}$	6	10	V
$V_{(\text{BR})G2-SS}$	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0$; $I_{G2-S} = 10 \text{ mA}$	6	10	V
$V_{(\text{F})S-G1}$	forward source-gate voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	V
$V_{(\text{F})S-G2}$	forward source-gate voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
$V_{G1-S(\text{th})}$	gate-source threshold voltage	$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 100 \mu\text{A}$	0.3	1	V
$V_{G2-S(\text{th})}$	gate-source threshold voltage	$V_{DS} = 5 \text{ V}$; $V_{G1-S} = 4 \text{ V}$; $I_D = 100 \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	amp. a: $V_{G2-S} = 4 \text{ V}$; $V_{DS} = 5 \text{ V}$; $R_G = 62 \text{ k}\Omega$; note 1	11	19	mA
		amp. b: $V_{G2-S} = 4 \text{ V}$; $V_{DS} = 5 \text{ V}$; $R_G = 120 \text{ k}\Omega$; note 1	8	16	mA
I_{G1-S}	gate cut-off current	$V_{G1-S} = 5 \text{ V}$; $V_{G2-S} = V_{DS} = 0$	–	50	nA
I_{G2-S}	gate cut-off current	$V_{G2-S} = 5 \text{ V}$; $V_{G1-S} = V_{DS} = 0$	–	20	nA

Note

- R_G connects gate 1 to $V_{GG} = 5 \text{ V}$.

Dual N-channel dual gate MOS-FET

BF1203

DYNAMIC CHARACTERISTICS AMPLIFIER aCommon source; $T_{amb} = 25^{\circ}\text{C}$; $V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 15\text{ mA}$; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25^{\circ}\text{C}$	23	28	35	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	2.6	3.1	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	3	—	pF
C_{oss}	output capacitance	$f = 1\text{ MHz}$	—	0.9	—	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	15	30	fF
F	noise figure	$f = 10.7\text{ MHz}$; $G_S = 20\text{ mS}$; $B_S = 0$	—	5	7	dB
		$f = 400\text{ MHz}$; $Y_S = Y_{S\text{ opt}}$	—	1	1.8	dB
		$f = 800\text{ MHz}$; $Y_S = Y_{S\text{ opt}}$	—	1.9	2.5	dB
G_{tr}	power gain	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 0.5\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	32.5	—	dB
		$f = 400\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 1\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	27	—	dB
		$f = 800\text{ MHz}$; $G_S = 3.3\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 1\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	21	—	dB
X_{mod}	cross-modulation	input level for $k = 1\%$; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; note 2 at 0 dB AGC at 10 dB AGC at 40 dB AGC	90 — 105	— 95 —	— — —	$\text{dB}\mu\text{V}$ $\text{dB}\mu\text{V}$ $\text{dB}\mu\text{V}$

Notes

- Calculated from measured s-parameters.
- Measured in Fig.35 test circuit.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier a**


$V_{DS} = 5\text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.3 Transfer characteristics; typical values.

**Amplifier a**


$V_{G2-S} = 4\text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.4 Output characteristics; typical values.

**Amplifier a**

$V_{DS} = 5\text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.5 Gate 1 current as a function of gate 1 voltage; typical values.


**Amplifier a**

$V_{DS} = 5\text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.6 Forward transfer admittance as a function of drain current; typical values.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier a**


$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.7 Drain current as a function of gate 1 current; typical values.

**Amplifier a**


$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 62 \text{ k}\Omega$ (connected to V_{GG}); see Fig.35.

Fig.8 Drain current as a function of gate 1 supply voltage (= V_{GG}); typical values.

**Amplifier a**

$V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ\text{C}$.
 R_{G1} connected to V_{GG} ; see Fig.35.

Fig.9 Drain current as a function of gate 1 (= V_{GG}) and drain supply voltage; typical values.


**Amplifier a**

$V_{DS} = 5 \text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 62 \text{ k}\Omega$ (connected to V_{GG}); see Fig.35.

Fig.10 Drain current as a function of gate 2 voltage; typical values.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier a**


$V_{DS} = 5\text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 62\text{ k}\Omega$ (connected to V_{GG}); see Fig.35.

Fig.11 Gate 1 current as a function of gate 2 voltage; typical values.

**Amplifier a**


$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 62\text{ k}\Omega$;
 $f = 50\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.12 Typical gain reduction as a function of the AGC voltage; see Fig.35.

**Amplifier a**

$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 62\text{ k}\Omega$; $f = 50\text{ MHz}$;
 $f_{unw} = 60\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.13 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.35.


**Amplifier a**

$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 62\text{ k}\Omega$;
 $f = 50\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.14 Drain current as a function of gain reduction; typical values; see Fig.35.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier a**


$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.15 Input admittance as a function of frequency;
typical values.

**Amplifier a**


$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.16 Reverse transfer admittance and phase as
a function of frequency; typical values.

**Amplifier a**

$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.17 Forward transfer admittance and phase as
a function of frequency; typical values.

**Amplifier a**

$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.18 Output admittance as a function of
frequency; typical values.

Dual N-channel dual gate MOS-FET

BF1203

Amplifier a scattering parameters $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$

f (MHz)	s ₁₁		s ₂₁		s ₁₂		s ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.987	-5.12	2.67	174.07	0.0006	85.79	0.997	-1.72
100	0.983	-10.24	2.66	168.16	0.0012	83.27	0.996	-3.42
200	0.976	-20.37	2.61	156.64	0.0023	78.22	0.992	-6.77
300	0.946	-30.36	2.54	145.05	0.0030	73.26	0.986	-10.12
400	0.919	-40.15	2.47	134.13	0.0032	71.40	0.980	-13.33
500	0.885	-49.55	2.37	132.32	0.0029	74.34	0.972	-16.56
600	0.851	-58.50	2.26	113.25	0.0024	90.33	0.965	-19.74
700	0.815	-67.28	2.15	103.20	0.0023	129.94	0.960	-22.90
800	0.778	-75.03	2.02	93.78	0.0035	172.18	0.950	-26.05
900	0.747	-83.30	1.95	84.84	0.0070	171.55	0.951	-29.10
1000	0.710	-90.47	1.83	75.92	0.0104	172.88	0.947	-32.25

Dual N-channel dual gate MOS-FET

BF1203

DYNAMIC CHARACTERISTICS AMPLIFIER bCommon source; $T_{amb} = 25^{\circ}\text{C}$; $V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 12\text{ mA}$; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25^{\circ}\text{C}$	25	30	40	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	1.7	2.2	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	4	—	pF
C_{oss}	output capacitance	$f = 1\text{ MHz}$	—	0.85	—	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	15	30	fF
F	noise figure	$f = 10.7\text{ MHz}$; $G_S = 20\text{ mS}$; $B_S = 0$	—	9	11	dB
		$f = 400\text{ MHz}$; $Y_S = Y_{S\text{ opt}}$	—	0.9	1.5	dB
		$f = 800\text{ MHz}$; $Y_S = Y_{S\text{ opt}}$	—	1.1	1.8	dB
G_{tr}	power gain	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 0.5\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	34	—	dB
		$f = 400\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 1\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	30	—	dB
		$f = 800\text{ MHz}$; $G_S = 3.3\text{ mS}$; $B_S = B_{S\text{ opt}}$; $G_L = 1\text{ mS}$; $B_L = B_{L\text{ opt}}$; note 1	—	25	—	dB
X_{mod}	cross-modulation	input level for $k = 1\%$; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; note 2 at 0 dB AGC at 10 dB AGC at 40 dB AGC	90 — 100	— 92 105	— — —	$\text{dB}\mu\text{V}$ $\text{dB}\mu\text{V}$ $\text{dB}\mu\text{V}$

Notes

- Calculated from measured s-parameters.
- Measured in Fig.35 test circuit.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier b**


$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.19 Transfer characteristics; typical values.

**Amplifier b**


$V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.20 Output characteristics; typical values.

**Amplifier b**

$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.21 Gate 1 current as a function of gate 1 voltage; typical values.


**Amplifier b**

$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.22 Forward transfer admittance as a function of drain current; typical values.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier b**


$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.23 Drain current as a function of gate 1 current;
typical values.

**Amplifier b**


$V_{DS} = 5$ V; $V_{G2-S} = 4$ V; $T_j = 25$ °C.
 $R_{G1} = 120$ k Ω (connected to V_{GG}); see Fig.35.

Fig.24 Drain current as a function of gate 1 supply
voltage (= V_{GG}); typical values.

**Amplifier b**

$V_{G2-S} = 4$ V; $T_j = 25$ °C.
 R_{G1} connected to V_{GG} ; see Fig.35.

Fig.25 Drain current as a function of gate 1 (= V_{GG})
and drain supply voltage; typical values.


**Amplifier b**

$V_{DS} = 5$ V; $T_j = 25$ °C.
 $R_{G1} = 120$ k Ω (connected to V_{GG}); see Fig.35.

Fig.26 Drain current as a function of gate 2
voltage; typical values.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier b**


$V_{DS} = 5\text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}); see Fig.35.

Fig.27 Gate 1 current as a function of gate 2 voltage; typical values.

**Amplifier b**


$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$;
 $f = 50\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.28 Typical gain reduction as a function of the AGC voltage; see Fig.35.

**Amplifier b**

$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$;
 $f = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.29 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.35.


**Amplifier b**

$V_{DS} = 5\text{ V}$; $V_{GG} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$;
 $f = 50\text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig.30 Drain current as a function of gain reduction; typical values; see Fig.35.


Dual N-channel dual gate MOS-FET

BF1203

**Amplifier b**


$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.31 Input admittance as a function of frequency; typical values.

**Amplifier b**


$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.32 Reverse transfer admittance and phase as a function of frequency; typical values.

**Amplifier b**

$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.33 Forward transfer admittance and phase as a function of frequency; typical values.

**Amplifier b**

$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.34 Output admittance as a function of frequency; typical values.

Dual N-channel dual gate MOS-FET

BF1203




Fig.35 Cross-modulation test set-up (for one MOS-FET).

Amplifier b scattering parameters

 $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 12 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.988	-3.30	2.93	166.05	0.0006	87.62	0.994	-1.45
100	0.987	-6.60	2.92	172.11	0.0013	86.02	0.993	-2.92
200	0.981	-13.19	2.90	164.49	0.0025	82.03	0.990	-5.72
300	0.969	-19.81	2.87	156.59	0.0036	76.76	0.986	-8.57
400	0.957	-26.42	2.84	149.17	0.0045	73.59	0.981	-11.32
500	0.941	-33.04	2.79	141.47	0.0051	71.13	0.975	-14.22
600	0.925	-39.44	2.73	134.25	0.0054	69.07	0.971	-17.04
700	0.907	-45.89	2.67	126.81	0.0055	68.03	0.966	-19.92
800	0.889	-51.93	2.60	119.56	0.0055	68.55	0.958	-22.77
900	0.827	-57.82	2.54	112.70	0.0048	69.87	0.957	-25.54
1000	0.853	-63.24	2.46	105.72	0.0042	78.19	0.954	-28.41





Dual N-channel dual gate MOS-FET

BF1203

PACKAGE OUTLINE

Plastic surface mounted package; 6 leads

SOT363



DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1 max	b_p	c	D	E	e	e_1	H_E	L_p	Q	v	w	y
mm	1.1 0.8	0.1	0.30 0.20	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.25 0.15	0.2	0.2	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ	SC-88		
SOT363						97-02-28

Dual N-channel dual gate MOS-FET

BF1203

DATA SHEET STATUS

DATA SHEET STATUS⁽¹⁾	PRODUCT STATUS⁽²⁾	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Dual N-channel dual gate MOS-FET

BF1203

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 7 - 9 Rue du Mont Valérien, BP317, 92156 SURESNES Cedex, Tel. +33 1 4728 6600, Fax. +33 1 4728 6638

Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A, Tel: +36 1 382 1700, Fax: +36 1 382 1800

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

SCA 72

© Philips Electronics N.V. 2001

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613512/03/00/20

Date of release: 2001 Apr 25

Document order number: 9397 750 08296



PHILIPS

**Philips
Semiconductors**