

ATA6562/3

High-Speed CAN Transceiver with Standby Mode

Features

- Fully ISO 11898-2, ISO 11898-2: 2016 and SAE J2962-2 Compliant
- · CAN FD Ready
- · Communication Speed up to 5 Mbps
- · ISO 26262 Functional Safety Ready
- Low Electromagnetic Emission (EME) and High Electromagnetic Immunity (EMI)
- Differential Receiver with Wide Common-Mode Range
- ATA6562: Silent Mode
- Remote Wake-Up Capability via CAN Bus -Wake-Up on Pattern (WUP), as Specified in ISO 11898-2: 2016, 3.8 µs Activity Filter Time
- Functional Behavior Predictable under All Supply Conditions
- Transceiver Disengages from the Bus When Not Powered Up
- RXD Recessive Clamping Detection
- High Electrostatic Discharge (ESD) Handling Capability on the Bus Pins
- Bus Pins Protected Against Transients in Automotive Environments
- Transmit Data (TXD) Dominant Time-Out Function
- · Undervoltage Detection on VCC and VIO Pins
- CANH/CANL Short-Circuit and Overtemperature Protected
- Fulfills the OEM "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Rev. 1.3
- · AEC-Q100 and AEC-Q006 Qualified
- Two Ambient Temperature Grades Available:
 - ATA6562-GAQW1, ATA6563-GAQW1, ATA6562-GBQW1 and ATA6563-GBQW1 up to T_{amb} = +125°C
 - ATA6562-GAQW0, ATA6563-GAQW0, ATA6562-GBQW0 and ATA6563-GBQW0 up to T_{amb} = +150°C
- Packages: 8-pin SOIC, 8-pin VDFN with Wettable Flanks (Moisture Sensitivity Level 1)

Applications

Classical CAN and CAN FD networks in Automotive, Industrial, Aerospace, Medical and Consumer applications.

General Description

The ATA6562/3 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical Two-Wire CAN bus. The transceiver is designed for high-speed (up to 5 Mbps) CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

It offers improved electromagnetic compatibility (EMC) and ESD performance as well as features such as:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- Direct interfacing to microcontrollers with supply voltages from 3V to 5V (ATA6563)

Three operating modes together with the dedicated fail-safe features make the ATA6562/3 an excellent choice for all types of high-speed CAN networks, especially in nodes requiring Low-Power mode with wake-up capability via the CAN bus.

Package Types

· aona;	90 19 20	,						
TXD 1	ATA6562 SOIC	8 STBY	ATA6563 SOIC TXD 1 8 STBY					
GND 2		7 CANH	GND 2	7 CANH				
VCC 3 RXD 4		6 CANL 5 NSIL	VCC 3 RXD 4	6 CANL 5 VIO				
3 x 3	ATA6562 3 VDFN* v table flar	with	3 x 3	ATA6563 VDFN* with table flanks				
TXD 1	0, 1	8 STBY	TXD 1 °	8 STBY				
GND 2		7 CANH	GND 2	7 CANH				
vcc 3	-	6 CANL	vcc 3	6 CANL				
RXD 4		5 NSIL	RXD 4	5 VIO				
*Include	es Expos	ed Therm	ıal Pad (EP); see Table 1-2.				


ATA6562/3

ATA6562/3 Family Members

Device	VIO Pin	NSIL	Grade 0	Grade 1	VDFN8	SOIC8	Description
ATA6562-GAQW0		Х	Х			Х	Standby mode and Silent mode
ATA6562-GAQW1		Х		Х		Х	Standby mode and Silent mode
ATA6562-GBQW0		Χ	Х		X		Standby mode and Silent mode
ATA6562-GBQW1		Χ		Х	X		Standby mode and Silent mode
ATA6563-GAQW0	Х		X			X	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GAQW1	Х			Х		Х	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GBQW0	Х		Х		Х		Standby mode, VIO-pin for compatibility with 3.3V and 5V microcontroller
ATA6563-GBQW1	Х			Х	Х		Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller

Note: For ordering information, see the Product Identification System section.

Functional Block Diagram



Notes: 1. Pin 5: ATA6563: VIO

ATA6562: NSIL (the VIO line and the VCC line are internally connected)

2. HSC: High-Speed comparator3. WUC: Wake-Up comparator

1.0 FUNCTIONAL DESCRIPTION

The ATA6562/3 is a stand-alone dual high-speed CAN transceiver compliant with the ISO 11898-2, ISO 11898-2: 2016, ISO 11898-5 and SAE J2962-2 CAN standards. It provides a very low current consumption in Standby mode and wake-up capability via the CAN bus. There are two versions available, only differing in the function of pin 5:

 ATA6562: The pin 5 is the control input for Silent mode NSIL, allowing the ATA6562 to only receive data but not send data via the bus. The output driver stage is disabled. The VIO line and the VCC line are internally connected, this sets the signal levels of the TXD, RXD, STBY, and NSIL pins to levels compatible with 5V microcontrollers. ATA6563: The pin 5 is the VIO pin and should be connected to the microcontroller supply voltage. This allows direct interfacing to microcontrollers with supply voltages down to 3V and adjusts the signal levels of the TXD, RXD, and STBY pins to the I/O levels of the microcontroller. The I/O ports are supplied by the VIO pin.

1.1 Operating Modes

Each of the transceivers supports three operating modes: Unpowered, Standby and Normal. The ATA6562 additionally has the Silent mode. These modes can be selected via the STBY and NSIL pin. See Figure 1-1 and Table 1-1 for a description of the operating modes.

FIGURE 1-1: OPERATING MODES




TABLE 1-1: OPERATING MODES

Mode		Inputs	Outputs		
Wiode	STBY NSIL Pin TXD		Pin TXD	CAN Driver	Pin RXD
Unpowered	X ⁽³⁾	X ⁽³⁾	X ⁽³⁾	Recessive	Recessive
Standby	HIGH	X ⁽³⁾	X ⁽³⁾	Recessive	Active ⁽⁴⁾
Silent (only for ATA6562)	LOW	LOW	X ⁽³⁾	Recessive	Active ⁽¹⁾
Normal	LOW	HIGH ⁽²⁾	LOW	Dominant	LOW
	LOW	HIGH ⁽²⁾	HIGH	Recessive	HIGH

- Note 1: LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.
 - 2: Internally pulled up if not bonded out.
 - 3: Irrelevant
 - 4: Reflects the bus only for wake-up

1.1.1 NORMAL MODE

A low level on the STBY pin together with a high level on pin TXD selects the Normal mode. In this mode, the transceiver is able to transmit and receive data via the CANH and CANL bus lines (see Functional Block Diagram). The output driver stage is active and drives data from the TXD input to the CAN bus. The High-Speed Comparator (HSC) converts the analog data on the bus lines into digital data which is output to pin RXD. The bus biasing is set to $V_{VCC}/2$ and the undervoltage monitoring of VCC is active.

The slope of the output signals on the bus lines is controlled and optimized in a way that guarantees the lowest possible electromagnetic emission (EME).

To switch the device in normal operating mode, set the STBY pin to low and the TXD pin to high (see Table 1-1 and Figure 1-2). The STBY pin provides a pull-up resistor to VIO, thus ensuring a defined level if the pin is open.

Please note that the device cannot enter Normal mode as long as TXD is at ground level.

The switching into Normal mode is depicted in the following two figures, Figure 1-2 and Figure 1-3.

FIGURE 1-2: SWITCHING FROM STANDBY MODE TO NORMAL MODE (NSIL = HIGH)





FIGURE 1-3: SWITCHING FROM SILENT MODE TO NORMAL MODE



1.1.2 SILENT MODE (ONLY WITH THE ATA6562)

A low level on the NSIL pin (available on Pin 5) and on the STBY pin selects Silent mode. This receive-only mode can be used to test the connection of the bus medium. In Silent mode, the ATA6562 can still receive data from the bus, but the transmitter is disabled and therefore no data can be sent to the CAN bus. The bus pins are released to recessive state. All other IC functions, including the high-speed comparator (HSC), continue to operate as they do in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

1.1.3 STANDBY MODE

A high level on the STBY pin selects Standby mode. In this mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and the high-speed comparator (HSC) are switched off to reduce current consumption.

For ATA6562 only: In the event the NSIL input pin is set to low in Standby mode, the internal pull-up resistor causes an additional quiescent current from VIO to GND. Microchip recommends setting the NSIL pin to high in Standby mode.

1.1.3.1 Remote Wake-up via the CAN Bus


In Standby mode the bus lines are biased to ground to reduce current consumption to a minimum. The ATA6562/3 monitors the bus lines for a valid wake-up pattern as specified in the ISO 11898-2: 2016. This filtering helps to avoid spurious wake-up events, which would be triggered by scenarios such as a dominant clamped bus or by a dominant phase due to noise, spikes on the bus, automotive transients or EMI.

The wake-up pattern consists of at least two consecutive dominant bus levels for a duration of at least t_{Filter} , each separated by a recessive bus level with a duration of at least t_{Filter} . Dominant or recessive bus levels shorter than t_{Filter} are always being ignored. The complete dominant-recessive-dominant pattern (as shown in Figure 1-4) must be received within the bus wake-up time-out time t_{Wake} to be recognized as a valid wake-up pattern. Otherwise, the internal wake-up logic is reset and then the complete wake-up pattern must be retransmitted to trigger a wake-up event. Pin RXD remains at high level until a valid wake-up event has been detected.

During Normal mode, at a VCC undervoltage condition or when the complete wake-up pattern is not received within t_{Wake} , no wake-up is signalled at the RXD pin.

When a valid CAN wake-up pattern is detected on the bus, the RXD pin switches to low to signal a wake-up request. A transition to Normal mode is not triggered until the STBY pin is forced back to low by the microcontroller.

FIGURE 1-4: TIMING OF THE BUS WAKE-UP PATTERN (WUP) IN STANDBY MODE



1.2 Fail-safe Features

1.2.1 TXD DOMINANT TIME-OUT FUNCTION

A TXD dominant time-out timer is started when the TXD pin is set to low. If the low state on the TXD pin persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when the TXD pin is set to high. If the low state on the TXD pin was longer than $t_{to(dom)TXD}$, then the TXD pin has to be set to high longer 4 μ s in order to reset the TXD dominant time-out timer.

1.2.2 INTERNAL PULL-UP STRUCTURE AT THE TXD AND STBY INPUT PINS

The TXD and STBY pins have an internal pull-up resistor to VIO. This ensures a safe, defined state in case one or both pins are left floating. Pull-up currents flow in these pins in all states, meaning all pins should be in high state during Standby mode to minimize the current consumption.

1.2.3 UNDERVOLTAGE DETECTION ON PIN VCC

If V_{VCC} or V_{VIO} drops below its undervoltage detection levels ($V_{uvd(VCC)}$ and $V_{uvd(VIO)}$)(see Section 2.0, Electrical Characteristics), the transceiver switches off and disengages from the bus until V_{VCC} and V_{VIO} has recovered. The low-power wake-up comparator is only switched off during a VCC and VIO undervoltage. The logic state of the STBY pin is ignored until the V_{VCC} voltage or V_{VIO} voltage has recovered.

1.2.4 BUS WAKE UP ONLY AT DEDICATED WAKE-UP PATTERN

Due to the implementation of the wake-up filtering the ATA6562/3 does not wake-up when the bus is in a long dominant phase, it only wakes up at a dedicated wake-up pattern as specified in the ISO 11898-2: 2016. This means for a valid wake-up at least two consecutive dominant bus levels for a duration of at least t_{Filter}, each separated by a recessive bus level with a duration of at least t_{Filter} must be received via the bus. Dominant or recessive bus levels shorter than t_{Filter} are always being ignored. The complete dominant-recessive-dominant pattern as shown in Figure 1-4, must be received within the bus wake-up time-out time t_{Wake} to be recognized as a valid wake-up pattern. This filtering leads to a higher robustness against EMI and transients and reduces therefore the risk of an unwanted bus wake- up significantly.

1.2.5 OVERTEMPERATURE PROTECTION

The output drivers are protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature, $T_{\rm Jsd}$, the output drivers are disabled until the junction temperature drops below $T_{\rm Jsd}$ and pin TXD is at high level again. The TXD condition ensures that output driver oscillations due to temperature drift are avoided. See Figure 1-5.

1.2.6 SHORT-CIRCUIT PROTECTION OF THE BUS PINS

The CANH and CANL bus outputs are short-circuit protected, either against GND or a positive supply voltage. A current-limiting circuit protects the transceiver against damage. If the device is heating up due to a continuous short on CANH or CANL, the internal overtemperature protection switches off the bus transmitter.

1.2.7 RXD RECESSIVE CLAMPING

This fail-safe feature prevents the controller from sending data on the bus if its RXD line is clamped to HIGH (e.g., recessive). That is, if the RXD pin cannot signalize a dominant bus condition because it is e.g, shorted to VCC, the transmitter within ATA6562/3 is disabled to avoid possible data collisions on the bus. In Normal and Silent mode (only ATA6562), the device permanently compares the state of the high-speed comparator (HSC) with the state of the RXD pin. If the HSC indicates a dominant bus state for more than $t_{\mbox{\scriptsize RC det}}$ without the RXD pin doing the same, a recessive clamping situation is detected and the transceiver is forced into Silent mode. This Fail-safe mode is released by either entering Standby or Unpowered mode or if the RXD pin is showing a dominant (e.g., low) level again. See Figure 1-6.

FIGURE 1-5: RELEASE OF TRANSMISSION AFTER OVERTEMPERATURE CONDITION





FIGURE 1-6: RXD RECESSIVE CLAMPING DETECTION



1.3 Pin Description


The descriptions of the pins are listed in Table 1-2.

TABLE 1-2: PIN FUNCTION TABLE


ATA	6562	ATA	6563	Pin Name	Description		
SOIC8	VDFN8	SOIC8	VDFN8	Pili Naille	Description		
1	1	1	1	TXD	Transmit data input		
2	2	2	2	GND	Ground		
3	3	3	3	VCC	Supply voltage		
4	4	4	4	RXD	Receive data output; reads out data from the bus lines		
_		5	5	VIO	Supply voltage for I/O level adapter		
5	5		_	NSIL	Silent mode control input (low active);		
6	6	6	6	CANL	Low-level CAN bus line		
7	7	7	7	CANH	High-level CAN bus line		
8	8	8	8	STBY	Standby mode control input		
_	9	_	9	EP	Exposed Thermal Pad: Heat slug, internally connected to the GND pin.		

1.4 Typical Application

Typical Application ATA6562



Typical Application ATA6563



2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

DC Voltage at CANH, CANL (V _{CANH} , V _{CANL})	–27 to +42V
Transient Voltage at CANH, CANL (according to ISO 7637 part 2) (V _{CANH} , V _{CANL})	150 to +100V
Max. Differential Bus Voltage (V _{Diff})	5 to +18V
DC Voltage on all other Pins (V _X)	0.3 to +5.5V
ESD according to IBEE CAN EMC - Test Specification Following IEC 61000-4-2 - Pin CANH, CANL	±8 kV
ESD (HBM Following STM5.1 with 1.5 k Ω /100 pF) - Pins CANH, CANL to GND	±6 kV
Component Level ESD (HBM according to ANSI/ESD STM5.1, JESD22-A114, AEC-Q100 (002)	±4 kV
CDM ESD STM 5.3.1	±750V
ESD Machine Model AEC-Q100-RevF(003)	±200V
Virtual Junction Temperature (T _{vJ})	–40 to +175°C
Storage Temperature Range (T _{stg})	55°C to +150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers.

Grade 1: T_{amb} = -40°C to +125°C and Grade 0: T_{amb} = -40°C to +150°C; T_{vJ} ≤ 170°C; V_{VCC} = 4.5V to 5.5V; R_L = 60 Ω , C_L = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply, Pin VCC						
Supply Voltage	V _{VCC}	4.5	_	5.5	V	
Supply Current in Silent Mode	I _{VCC_sil}	1.9	2.5	3.2	mA	Silent mode, V _{TXD} = V _{VIO}
	I _{VCC_rec}	2	_	5	mA	Recessive, V _{TXD} = V _{VIO}
Supply Current in Normal	I _{VCC_dom}	30	50	70	mA	Dominant, V _{TXD} = 0V
Mode	I _{VCC_short}	_	_	85	mA	Short between CANH and CANL (Note 1)
Supply Current in Standby Mode	I _{VCC_STBY}	_	_	12	μA	VCC = VIO, V _{TXD} = V _{NSIL} = V _{VIO}
Mode	100_0151	_	7	_	μA	T _a = 25°C (Note 3)
Undervoltage Detection Threshold on Pin VCC	V _{uvd(VCC)}	2.75	_	4.5	V	
I/O Level Adapter Supply, Pin \	/IO (only with th	ne ATA65	63)			
Supply Voltage on Pin VIO	V _{VIO}	2.8	_	5.5	V	
	I _{VIO_rec}	10	80	250	μA	Normal and Silent mode Recessive, V _{TXD} = V _{VIO}
Supply Current on Pin VIO	I _{VIO_dom}	50	350	500	μA	Normal and Silent mode Dominant, V _{TXD} = 0V
	I _{VIO_STBY}		_	1	μA	Standby mode
Undervoltage Detection Threshold on Pin VIO	V _{uvd(VIO)}	1.3		2.7	٧	

Note 1: 100% correlation tested

2: Characterized on samples

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers. Grade 1: T_{amb} = -40°C to +125°C and Grade 0: T_{amb} = -40°C to +150°C; T_{vJ} \leq 170°C; V_{VCC} = 4.5V to 5.5V; R_L = 60 Ω , C_L = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions			
Mode Control Input, Pin NSIL a	Mode Control Input, Pin NSIL and STBY								
High-Level Input Voltage	V _{IH}	0.7× V _{VIO}	_	V _{VIO} +0.3	V				
Low-Level Input Voltage	V_{IL}	-0.3	_	$0.3 \times V_{VIO}$	V				
Pull-Up Resistor to VCC	R_{pu}	75	125	175	kΩ	$V_{STBY} = 0V, V_{NSIL} = 0V$			
High-Level Leakage Current	Ι _L	-2		+2	μΑ	$V_{STBY} = V_{VIO}, V_{NSIL} = V_{VIO}$			
CAN Transmit Data Input, Pin 1	XD								
High-Level Input Voltage	V_{IH}	0.7× V _{VIO}	_	V _{VIO} +0.3	V				
Low-Level Input Voltage	V_{IL}	-0.3	_	0.3 imes V _{VIO}	V				
Pull-Up Resistor to VCC	R _{TXD}	20	35	50	kΩ	V _{TXD} = 0V			
High-Level Leakage Current	I _{TXD}	-2	_	+2	μA	Normal mode, V _{TXD} = V _{VIO}			
Input Capacitance	C_{TXD}	_	5	10	pF	Note 3			
CAN Receive Data Output, Pin									
High-Level Output Current	I _{OH}	-8	_	-1	mA	Normal mode, $V_{RXD} = V_{VIO} - 0.4V$, $V_{VIO} = V_{VCC}$			
Low-Level Output Current, Bus Dominant	I _{OL}	2	_	12	mA	Normal mode, V _{RXD} = 0.4V, Bus Dominant			
Bus Lines, Pins CANH and CA	NL								
Single Ended Dominant	V	2.75	3.5	4.5	V	V_{TXD} = 0V, t < t _{to(dom)TXD} R_L = 50 Ω to 65 Ω pin CANH (Note 1)			
Output Voltage	V _{O(dom)}	0.5	1.5	2.25	V	V_{TXD} = 0V, t < t _{to(dom)TXD} R_L = 50 Ω to 65 Ω pin CANL (Note 1)			
Transmitter Voltage Symmetry	V_{Sym}	0.9	1.0	1.1	_	$\begin{split} &V_{\text{Sym}} = (V_{\text{CANH}} + V_{\text{CANL}}) / V_{\text{VCC}}, \\ &\text{Split Termination, R}_{L} = 2 x 30 \Omega, \\ &C_{\text{Split}} = 4.7 \text{nF} (\text{Note 3}) \end{split}$			
		1.5	_	3	V	V_{TXD} = 0V, t < t _{to(dom)TXD} R _L = 45 Ω to 65 Ω			
		1.5	_	3.3	V	R _L = 70Ω (Note 3)			
		1.5	_	5	V	R _L = 2240Ω (Note 3)			
Bus Differential Output Voltage	V_{Diff}	-50	_	+50	mV	Normal and Silent mode: $V_{VCC} = 4.75V$ to 5.25V $V_{TXD} = V_{VIO}$, recessive, no load			
	-20		_	+200	mV	Standby mode: V _{VCC} = 4.75V to 5.25V V _{TXD} = V _{VIO} , recessive, no load			

Note 1: 100% correlation tested

2: Characterized on samples

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers. Grade 1: T_{amb} = -40°C to +125°C and Grade 0: T_{amb} = -40°C to +150°C; T_{vJ} ≤ 170°C; V_{VCC} = 4.5V to 5.5V; R_L = 60Ω, C_L = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Single Ended Recessive	V.	2	0.5 × V _{VCC}	3	V	Normal and Silent mode, V _{TXD} = V _{VIO} , no load
Output Voltage	V _{O(rec)}	-0.1	_	+0.1	V	Standby mode, V _{TXD} = V _{VIO} , no load
Differential Receiver	V	0.5	0.7	0.9	V	Normal and Silent mode (HSC), V _{cm(CAN)} = –27V to +27V
Threshold Voltage	$V_{th(RX)dif}$	0.4	0.7	1.1	٧	Standby mode (WUC), V _{cm(CAN)} = –27V to +27V (Note 1)
Differential Receiver Hysteresis Voltage	V _{hys(RX)dif}	50	120	200	mV	Normal and Silent mode (HSC), V _{cm(CAN)} = -27V to +27V (Note 1)
Dominant Output Current	l	– 75	_	-35	mA	V_{TXD} = 0V, t < t _{to(dom)TXD} , V_{VCC} = 5V pin CANH, V_{CANH} = -5V
Dominant Output Current	I _{IO(dom)}	35	_	75	mA	V_{TXD} = 0V, t < t _{to(dom)TXD} , V_{VCC} = 5V pin CANL, V_{CANL} = +40V
Recessive Output Current	I _{IO(rec)}	-5	_	+5	mA	Normal and Silent mode, $V_{TXD} = V_{VIO}$, no load, $V_{CANH} = V_{CANL} = -27V$ to +32V
	I _{IO(leak)}	-5	0	+5	μA	$V_{VCC} = V_{VIO} = 0V,$ $V_{CANH} = V_{CANL} = 5V$
Leakage Current		-5	0	+5	μΑ	VCC = VIO connected to GND with R = $47k\Omega$ V _{CANH} = V _{CANL} = 5V (Note 3)
		9	15	28	kΩ	V _{CANH} = V _{CANL} = 4V
Input Resistance	R _i	9	15	28	kΩ	-2V ≤ V _{CANH} ≤ +7V, -2V ≤ V _{CANL} ≤ +7V (Note 3)
		-1	0	+1	%	Between CANH and CANL V _{CANH} = V _{CANL} = 4V (Note 1)
Input Resistance Deviation	ΔR _i	-1	0	+1	%	Between CANH and CANL $-2V \le V_{CANH} \le +7V$, $-2V \le V_{CANL} \le +7V$ (Note 3)
		18	30	56	kΩ	V _{CANH} = V _{CANL} = 4V (Note 1)
Differential Input Resistance	R _{i(dif)}	18	30	56	kΩ	-2V ≤ V _{CANH} ≤ +7V, -2V ≤ V _{CANL} ≤ +7V (Note 3)
Common-mode Input Capacitance	C _{i(cm)}	_	_	20	pF	f = 500 kHz, CANH and CANL referred to GND (Note 3)
Differential Input Capacitance	C _{i(dif)}	_	_	10	pF	f = 500kHz, between CANH and CANL (Note 3)

Note 1: 100% correlation tested

2: Characterized on samples

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers. Grade 1: T_{amb} = -40°C to +125°C and Grade 0: T_{amb} = -40°C to +150°C; T_{vJ} \leq 170°C; V_{VCC} = 4.5V to 5.5V; R_L = 60 Ω , C_L = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
raiailieleis	Symbol	IVIIII.	ıyp.	IVIAX.	Units	
Differential Bus Voltage Range for RECESSIVE State	V	-3	_	+0.5	V	Normal and Silent mode (HSC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3)
Detection	V _{Diff_rec}	-3	_	+0.4	V	Standby mode (WUC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V($ Note 3)
Differential Bus Voltage Range for DOMINANT State	V_{Diff_dom}	0.9	_	8.0	V	Normal and Silent mode (HSC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3)
Detection		1.15	_	8.0	V	Standby mode (WUC) $-27V \le V_{CANH} \le +27V$, $-27V \le V_{CANL} \le +27V$ (Note 3)
Transceiver Timing, Pins CANI	H, CANL, TXD, a	and RXD	, see Fi	gure 2-1	and <mark>Figu</mark>	re 2-3
Delay Time from TXD to Bus Dominant	$t_{d(TXD-busdom)}$	40	_	130	ns	Normal mode (Note 2)
Delay Time from TXD to Bus Recessive	t _{d(TXD-busrec)}	40	_	130	ns	Normal mode (Note 2)
Delay Time from Bus Dominant to RXD	t _{d(busdom-RXD)}	20	_	100	ns	Normal mode (Note 2)
Delay Time from Bus Recessive to RXD	t _{d(busrec-RXD)}	20	_	100	ns	Normal mode (Note 2)
		40	_	210	ns	Normal mode, Rising edge at pin TXD $R_L = 60\Omega$, $C_L = 100 pF$
Propagation Delay from TXD		40	_	200	ns	Normal mode, Falling edge at pin TXD $R_L = 60\Omega$, $C_L = 100 pF$
to RXD	^t PD(TXD-RXD)	_	_	300	ns	Normal mode, Rising edge at pin TXD $R_L = 150\Omega$, $C_L = 100$ pF (Note 3)
		_	_	300	ns	Normal mode, Falling edge at pin TXD $R_L = 150\Omega$, $C_L = 100pF$ (Note 3)
TXD Dominant Time-Out Time	t _{to(dom)TXD}	8.0	_	3	ms	V _{TXD} = 0V, Normal mode
Bus Wake-up Time-Out Time	t _{Wake}	8.0	_	3	ms	Standby mode
Min. Dominant/Recessive Bus Wake-up Time	t _{Filter}	0.5	3	3.8	μs	Standby mode
Delay Time for Standby Mode to Normal Mode Transition	t _{del(stby-norm)}	_	_	47	μs	Falling edge at pin STBY
Delay Time for Normal Mode to Standby Mode Transition	t _{del(norm-stby)}	_	_	5	μs	Rising edge at pin STBY (Note 3)
Delay Time for Normal Mode to Silent Mode Transition	t _{del(norm-sil)}	_	_	10	μs	Falling edge at pin NSIL STBY = LOW (Note 3)
Delay time for Silent Mode to Normal Mode Transition	t _{del(sil-norm)}		_	10	μs	Rising edge at pin NSIL STBY = LOW (Note 3)

Note 1: 100% correlation tested

2: Characterized on samples

Electrical Specifications: The values below are valid for each of the two identical integrated CAN transceivers. Grade 1: T_{amb} = -40°C to +125°C and Grade 0: T_{amb} = -40°C to +150°C; T_{vJ} ≤ 170°C; V_{VCC} = 4.5V to 5.5V; R_L = 60Ω, C_L = 100 pF unless specified otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Delay Time for Silent Mode to Standby Mode Transition	t _{del(sil-stby)}	_		5	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Delay Time for Standby Mode to Silent Mode Transition	t _{del(stby-sil)}			47	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Debouncing Time for Recessive Clamping State Detection	t _{RC_det}	١	90	ı	ns	V(CANH-CANL) > 900mV RXD = high (Note 3)
Transceiver Timing for higher E	Bit Rates, Pins C	CANH, CA	ANL, TX	D, and R	XD, see	Figure 2-1 and Figure 2-3
Recessive Bit Time on Pin	4	400		550	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns R _L = 60 Ω , C _L = 100 pF (Note 1)
RXD	t _{Bit(RXD)}	120		220	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns R_L = 60 Ω , C_L = 100 pF
Recessive Bit Time on the	4	435		530	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns R_L = 60 Ω , C_L = 100 pF (Note 1)
Bus	^t Bit(Bus)	155		210	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns R_L = 60 Ω , C_L = 100 pF
Receiver Timing Symmetry	Δt _{Rec}	– 65		+40	ns	Normal mode, $t_{Bit(TXD)}$ = 500 ns Δt_{Rec} = $t_{Bit(RXD)}$ - $t_{Bit(Bus)}$ R_L = 60 Ω , C_L = 100 pF (Note 1)
		–45		+15	ns	Normal mode, $t_{Bit(TXD)}$ = 200 ns Δt_{Rec} = $t_{Bit(RXD)}$ - $t_{Bit(Bus)}$ R _L = 60 Ω , C _L = 100 pF

Note 1: 100% correlation tested

2: Characterized on samples

3: Design parameter

TABLE 2-1: TEMPERATURE SPECIFICATIONS

Parameters	Symbol	Min.	Тур.	Max.	Units
Thermal Characteristics SOIC8 Package					
Thermal Resistance Virtual Junction to Ambient	R_{thvJA}	_	145	_	K/W
Thermal Shutdown of the Bus Drivers for ATA6562-GAQW1, ATA6563-GAQW1 (Grade 1)	T_{vJsd}	150	_	195	°C
Thermal Shutdown of the Bus Drivers for ATA6562-GAQW0, ATA6563-GAQW0 (Grade 0)	T_{vJsd}	170	_	195	°C
Thermal Shutdown Hysteresis	T _{vJsd_hys}		15	1	°C
Thermal Characteristics VDFN8 Package					
Thermal Resistance Virtual Junction to Heat Slug	R _{thvJC}		10		K/W
Thermal Resistance Virtual Junction to Ambient, where Heat Slug is soldered to PCB according to JEDEC	R _{thvJA}	_	50	_	K/W
Thermal Shutdown of the Bus Drivers for ATA6562-GBQW1, ATA6563-GBQW1 (Grade 1)	T_{vJsd}	150	_	195	°C
Thermal Shutdown of the Bus Drivers ATA6562-GBQW0, ATA6563-GBQW0 (Grade 0)	T _{vJsd}	170	_	195	°C
Thermal Shutdown Hysteresis	T _{vJsd_hys}	_	15	_	°C

FIGURE 2-1: TIMING TEST CIRCUIT FOR THE ATA6562/3 CAN TRANSCEIVER






FIGURE 2-2: CAN TRANSCEIVER TIMING DIAGRAM 1






Δ 1	ΓΔ	65	62	/3
<i>,</i>				


NOTES:

3.0 PACKAGING INFORMATION

Package Marking Information

8-Lead SOIC





Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

© Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (©3)
can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead 3 X 3 mm VDFN



Example ATA6562 Grade 0



Example ATA6562 Grade 1



Example ATA6563 Grade 0



Example ATA6563 Grade 1



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-057-OA Rev F Sheet 1 of 2

Note:

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N					
Pitch	е		1.27 BSC			
Overall Height	Α	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	Е	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.04 REF				
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-OA Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

Note:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-OA Rev F

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3x1 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21358 Rev D Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3x1 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



				_	
	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.035	0.05	
Terminal Thickness	A3		0.203 REF		
Overall Length	D		3.00 BSC		
Exposed Pad Length	D2	2.30	2.40	2.50	
Overall Width	Е		3.00 BSC		
Exposed Pad Width	E2	1.50	1.60	1.70	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	-	
Wettable Flank Step Cut Depth	A4	0.10	-	0.19	
Wettable Flank Step Cut Width	E3	-	-	0.085	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev D Sheet 2 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3x1 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			2.50
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.80
Contact Pad to Center Pad (X8)	G1	0.20		
Contact Pad to Contact Pad (X6)	G2	0.20		
Pin 1 Index Chamfer	CH	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev D

APPENDIX A: REVISION HISTORY

Revision E (December 2021)

The following is the list of modifications:

- Updated the SOIC and VDFN package drawings in Section 3.0 "Packaging Information"
- · Minor typographical edits

Revision D (June 2020)

The following is the list of modifications:

- Updated parameter "Supply Current in Silent Mode" in Table : Electrical Characteristics
- Added test conditions at several parameters in Table: Electrical Characteristics
- Added parameter "Bus Differential Output Voltage" in Standby mode in Table: Electrical Characteristics
- Updated Package Marking Information

Revision C (August 2019)

The following is the list of modifications:

- Updated Table 2-1: Temperature Specifications
- Added test conditions at several parameters in Table: Electrical Characteristics

Revision B (August 2017)

The following is the list of modifications:

- Added new devices ATA6562-GBQW0 and ATA6563-GBQW0 and updated the related information across the document
- Updated Features section
- Updated ATA6562/3 Family Members section
- Updated Table 2-1: Temperature Specifications
- Updated Package Marking Information
- · Updated Product Identification System section
- · Various typographical edits

Revision A (June 2017)

- · Original release of this document
- This document replaces Atmel 9389C-11/16ATA6562/3

A٦	ΓΔ	6	56	2	13
		v	VV		

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

DADT NO VV			XI ⁽¹⁾	v		v	E	ampl	es:		
PART NO. XX Device Packa	age 1	Гаре	T	X - eel Package (classificat		es Temperature Range	a)	ATA	6562	2-GAQW0:	ATA6562, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 0
Device:		6562: 6563:	a H	and Silent Mode	e CAN FD N Transce	iver with Standby	b)	ATA	6562	?-GAQW1:	ATA6562, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 1
Package:	GA GB	= =		ad SOIC ad VDFN			c)	ATA6	3562-	-GBQW0:	ATA6562, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 0
Tape and Reel Option: Package	Q W	=		n diameter Tape ge according to		el	d)	ATA	6562	2-GBQW1:	ATA6562, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 1
directives classification:	0	=		rature Grade 0			e)	ATA	6563	3-GAQW0:	ATA6563, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 0
Range:	1	=	Tempe	rature Grade 1	(-40°C to	+125°C)	f)	ATA	6563	3-GAQW1:	ATA6563, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Temperature Grade 1
							f)	ATA	6563	3-GBQW0:	ATA6563, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 0
							g	ATA	6563	3-GBQW1:	ATA6563, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Temperature Grade 1
								Note	1:	catalog part identifier is use not printed on the your Microchip	identifier only appears in the number description. This d for ordering purposes and is ne device package. Check with Sales Office for package the Tape and Reel option.
									2:	value of 0.09% and Chlorine (0 ppm) total Bron any homogen concentration v	ant, Maximum concentration (900 ppm) for Bromine (Br) I) and less than 0.15% (1500 mine (Br) and Chlorine (Cl) in neous material. Maximum value of 0.09% (900 ppm) for in any homogeneous material.

Δ٦	ΓΔ	65	62	12
$oldsymbol{\cap}$		UU	UZ	

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and
 under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the LLS A

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017-2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9513-0



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi, MI Tel: 248-848-4000

Tel: 248-848-4000 Houston, TX

Tel: 281-894-5983

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526 China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820