

## AMC1304x High-Precision, Reinforced Isolated Delta-Sigma Modulators with LDO

### 1 Features

- Pin-Compatible Family Optimized for Shunt-Resistor-Based Current Measurements:
  - $\pm 50\text{-mV}$  or  $\pm 250\text{-mV}$  Input Voltage Ranges
  - CMOS or LVDS Digital Interface Options
- Excellent DC Performance Supporting High-Precision Sensing on System Level:
  - Offset Error:  $\pm 50\ \mu\text{V}$  or  $\pm 100\ \mu\text{V}$  (max)
  - Offset Drift:  $1.3\ \mu\text{V}/^\circ\text{C}$  (max)
  - Gain Error:  $\pm 0.2\%$  or  $\pm 0.3\%$  (max)
  - Gain Drift:  $\pm 40\ \text{ppm}/^\circ\text{C}$  (max)
- Certified Isolation Barrier:
  - Reinforced Isolation Rating
  - DIN VDE V 0884-10, UL1577, and CSA Approved
  - Isolation Voltages:  $7000\ V_{\text{PEAK}}$ ,  $10000\ V_{\text{SURGE}}$
  - Working Voltages:  $1500\ V_{\text{DC}}$ ,  $1000\ V_{\text{AC, rms}}$
  - Transient Immunity:  $15\ \text{kV}/\mu\text{s}$  (min)
- High Electromagnetic Field Immunity (see Application Note [SLLA181A](#))
- External 5-MHz to 20-MHz Clock Input for Easier System-Level Synchronization
- On-Chip 18-V LDO Regulator
- Fully Specified Over the Extended Industrial Temperature Range

### 2 Applications

- Shunt-Resistor-Based Current Sensing In:
  - Industrial Motor Drives
  - Photovoltaic Inverters
  - Uninterruptible Power Supplies
- Isolated Voltage Measurements

### 3 Description

The AMC1304 is a precision, delta-sigma ( $\Delta\Sigma$ ) modulator with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to  $7000\ V_{\text{PEAK}}$  according to the DIN V VDE V 0884-10, UL1577 and CSA standards. Used in conjunction with isolated power supplies, the device prevents noise currents on a high common-mode voltage line from entering the local system ground and interfering with or damaging low voltage circuitry.

The input of the AMC1304 is optimized for direct connection to shunt resistors or other low voltage-level signal sources. The unique low input voltage range of the  $\pm 50\text{-mV}$  device allows significant reduction of the power dissipation through the shunt while supporting excellent ac and dc performance. By using an appropriate digital filter (that is, as integrated on the [TMS320F2807x](#) or [TMS320F2837x](#) families) to decimate the bit stream, the device can achieve 16 bits of resolution with a dynamic range of 81 dB (13.2 ENOB) at a data rate of 78 kSPS.

On the high-side, the modulator is supplied by an integrated low-dropout (LDO) regulator that allows an unregulated input voltage between 4 V and 18 V (LDOIN). The isolated digital interface operates from a 3.3-V or 5-V power supply (DVDD).


The AMC1304 is available in a wide-body SOIC-16 (DW) package and is specified from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1304x	SOIC (16)	10.30 mm x 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.1 Overview .....	<b>19</b>
<b>2 Applications</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	<b>19</b>
<b>3 Description</b> .....	<b>1</b>	8.3 Feature Description .....	<b>19</b>
<b>4 Revision History</b> .....	<b>2</b>	8.4 Device Functional Modes .....	<b>22</b>
<b>5 Device Comparison Table</b> .....	<b>4</b>	<b>9 Application and Implementation</b> .....	<b>23</b>
<b>6 Pin Configurations and Functions</b> .....	<b>4</b>	9.1 Application Information .....	<b>23</b>
<b>7 Specifications</b> .....	<b>5</b>	9.2 Typical Applications .....	<b>24</b>
7.1 Absolute Maximum Ratings .....	<b>5</b>	<b>10 Power-Supply Recommendations</b> .....	<b>28</b>
7.2 ESD Ratings .....	<b>5</b>	<b>11 Layout</b> .....	<b>29</b>
7.3 Recommended Operating Conditions .....	<b>5</b>	11.1 Layout Guidelines .....	<b>29</b>
7.4 Thermal Information .....	<b>5</b>	11.2 Layout Examples .....	<b>29</b>
7.5 Electrical Characteristics: AMC1304x05 .....	<b>6</b>	<b>12 Device and Documentation Support</b> .....	<b>31</b>
7.6 Electrical Characteristics: AMC1304x25 .....	<b>8</b>	12.1 Device Support .....	<b>31</b>
7.7 Switching Characteristics .....	<b>10</b>	12.2 Documentation Support .....	<b>31</b>
7.8 Regulatory Information .....	<b>11</b>	12.3 Related Links .....	<b>31</b>
7.9 IEC Safety Limiting Values .....	<b>11</b>	12.4 Community Resources .....	<b>31</b>
7.10 IEC 61000-4-5 Ratings .....	<b>11</b>	12.5 Trademarks .....	<b>32</b>
7.11 Isolation Characteristics .....	<b>11</b>	12.6 Electrostatic Discharge Caution .....	<b>32</b>
7.12 Package Characteristics .....	<b>11</b>	12.7 Glossary .....	<b>32</b>
7.13 Typical Characteristics .....	<b>12</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>32</b>
<b>8 Detailed Description</b> .....	<b>19</b>		

## 4 Revision History

<b>Changes from Revision B (July 2015) to Revision C</b>	<b>Page</b>
• Changed document status to full Production Data: released AMC1304Mx5 to production .....	<b>1</b>
• Changed status of AMC1304Mx5 rows to <i>Production</i> in <i>Device Comparison Table</i> .....	<b>4</b>
• Changed title of <i>AMC1304x05 Electrical Characteristics</i> table from AMC1304L05 to AMC1304x05 .....	<b>6</b>
• Changed typical specification in second row of DC Accuracy, <i>PSRR</i> parameter of <i>AMC1304x05 Electrical Characteristics</i> table .....	<b>6</b>
• Added CMOS Logic Family (AMC1304M05) section to <i>AMC1304x05 Electrical Characteristics</i> table .....	<b>7</b>
• Added last two rows to the Power Supply, $I_{DVDD}$ and $P_{DVDD}$ parameters of <i>AMC1304x05 Electrical Characteristics</i> table ...	<b>7</b>
• Changed title of <i>AMC1304x25 Electrical Characteristics</i> table from AMC1304L25 to AMC1304x25 .....	<b>8</b>
• Changed typical specification in second row of DC Accuracy, <i>PSRR</i> parameter of <i>AMC1304x25 Electrical Characteristics</i> table .....	<b>8</b>
• Added CMOS Logic Family (AMC1304M05) section to <i>AMC1304x25 Electrical Characteristics</i> table .....	<b>9</b>
• Added footnote 4 to <i>AMC1304x25 Electrical Characteristics</i> table .....	<b>9</b>
• Added last two rows to the Power Supply, $I_{DVDD}$ and $P_{DVDD}$ parameters of <i>AMC1304x25 Electrical Characteristics</i> table .....	<b>9</b>
• Changed legends of <a href="#">Figure 3</a> and <a href="#">Figure 4</a> to include all devices, changed conditions of <a href="#">Figure 7</a> and <a href="#">Figure 8</a> .....	<b>12</b>
• Changed conditions of <a href="#">Figure 9</a> , <a href="#">Figure 10</a> , and <a href="#">Figure 11</a> .....	<b>13</b>
• Changed legends of <a href="#">Figure 16</a> to <a href="#">Figure 19</a> , changed conditions of <a href="#">Figure 20</a> .....	<b>14</b>
• Changed conditions of <a href="#">Figure 21</a> and <a href="#">Figure 26</a> .....	<b>15</b>
• Changed conditions of <a href="#">Figure 27</a> and <a href="#">Figure 32</a> .....	<b>16</b>
• Changed conditions of <a href="#">Figure 33</a> to <a href="#">Figure 37</a> .....	<b>17</b>
• Added CMOS curve to <a href="#">Figure 41</a> to <a href="#">Figure 44</a> .....	<b>18</b>
• Changed legend of <a href="#">Figure 54</a> .....	<b>27</b>

<b>Changes from Revision A (May 2015) to Revision B</b>	<b>Page</b>
• AMC1304L25 released to production .....	1
• Changed <i>Offset Error</i> and <i>Gain Error</i> sub-bullets of second Features bullet to include AMC1304L25 specifications .....	1
• Changed status of second row to <i>Production</i> .....	4
• Changed table order in <i>Specifications</i> section to match correct SDS flow .....	6
• Added AMC1304L25 <i>Electrical Characteristics</i> table .....	8
• Changed Typical Characteristics section: changed condition statement to reflect AINP difference between device, added AMC1304L25 related curves .....	12
• Added AMC1304L25 plot to <a href="#">Figure 3</a> and <a href="#">Figure 4</a> .....	12
• Changed <a href="#">Figure 7</a> .....	12
• Added <a href="#">Figure 8</a> .....	12
• Added <a href="#">Figure 9</a> and condition to <a href="#">Figure 10</a> .....	13
• Changed <a href="#">Figure 11</a> .....	13
• Added AMC1304L25 plot to <a href="#">Figure 16</a> , <a href="#">Figure 17</a> , <a href="#">Figure 18</a> , and <a href="#">Figure 19</a> .....	14
• Added <a href="#">Figure 20</a> .....	14
• Added <a href="#">Figure 26</a> and condition to <a href="#">Figure 21</a> .....	15
• Added condition to <a href="#">Figure 27</a> .....	16
• Added <a href="#">Figure 32</a> .....	16
• Added condition to <a href="#">Figure 33</a> .....	17
• Added device name to conditions of <a href="#">Figure 34</a> and <a href="#">Figure 35</a> .....	17
• Added <a href="#">Figure 36</a> and <a href="#">Figure 37</a> .....	17


<b>Changes from Original (September 2014) to Revision A</b>	<b>Page</b>
• Made changes to product preview document; AMC1304L05 released to production.....	1

## 5 Device Comparison Table


ORDER NUMBER	STATUS	INPUT VOLTAGE RANGE	DIFFERENTIAL INPUT RESISTANCE	DIGITAL OUTPUT INTERFACE
AMC1304L05DW, AMC1304L05DWR	Production	±50 mV	5 kΩ	LVDS
AMC1304L25DW, AMC1304L25DWR	Production	±250 mV	25 kΩ	LVDS
AMC1304M05DW, AMC1304M05DWR	Production	±50 mV	5 kΩ	CMOS
AMC1304M25DW, AMC1304M25DWR	Production	±250 mV	25 kΩ	CMOS

## 6 Pin Configurations and Functions

DW Package: LVDS Interface Versions (AMC1304Lx)  
SOIC-16  
Top View



DW Package: CMOS Interface Versions (AMC1304Mx)  
SOIC-16  
Top View



### Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	AMC1304Lx (LVDS)	AMC1304Mx (CMOS)		
AGND	4	4	—	This pin is internally connected to pin 8 and can be left unconnected or tied to high-side ground
	8	8	—	High-side ground reference
AINN	3	3	I	Inverting analog input
AINP	2	2	I	Noninverting analog input
CLKIN	13	13	I	Modulator clock input, 5 MHz to 20.1 MHz
CLKIN_N	12	—	I	Inverted modulator clock input
DGND	9, 16	9, 16	—	Controller-side ground reference
DOUT	11	11	O	Modulator data output
DOUT_N	10	—	O	Inverted modulator data output
DVDD	14	14	—	Controller-side power supply, 3.0 V to 5.5 V. See the <a href="#">Power-Supply Recommendations</a> section for decoupling recommendations.
LDOIN	6	6	—	Low dropout regulator input, 4 V to 18 V
NC	1	1	—	This pin can be connected to VCAP or left unconnected
	5	5	—	This pin can be left unconnected or tied to AGND only
	—	10, 12	—	These pins have no internal connection
	15	15	—	This pin can be left unconnected or tied to DVDD only
VCAP	7	7	—	LDO output. See the <a href="#">Power-Supply Recommendations</a> section for decoupling recommendations.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over the operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		MIN	MAX	UNIT
Supply voltage	DVDD to DGND	-0.3	6.5	V
LDO input voltage	LDOIN to AGND	-0.3	26	V
Analog input voltage at AINP, AINN		AGND – 6	3.7	V
Digital input voltage at CLKIN, CLKIN_N		DGND – 0.3	DVDD + 0.3	V
Input current to any pin except supply pins		-10	10	mA
Temperature	Maximum virtual junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Operating ambient temperature range	-40		125	°C
LDOIN	LDO input supply voltage (LDOIN pin)	4.0	15.0	18.0	V
DVDD	Digital (controller-side) supply voltage (DVDD pin)	3.0	3.3	5.5	V

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		AMC1304x	UNIT
		DW (SOIC)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	80.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	40.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	45.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	11.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	44.5	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics: AMC1304x05

All minimum and maximum specifications are at  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , LDOIN = 4.0 V to 18.0 V, DVDD = 3.0 V to 5.5 V, AINP = -50 mV to 50 mV, AINN = 0 V, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.

Typical values are at  $T_A = 25^\circ\text{C}$ , CLKIN = 20 MHz, LDOIN = 15.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS</b>						
$V_{\text{Clipping}}$	Maximum differential voltage input range (AINP-AINN)			±62.5		mV
FSR	Specified linear full-scale range (AINP-AINN)		-50		50	mV
$V_{\text{CM}}$	Operating common-mode input range		-0.032		1.2	V
$C_{\text{ID}}$	Differential input capacitance			2		pF
$I_{\text{IB}}$	Input bias current	Inputs shorted to AGND	-97	-72	-57	µA
$R_{\text{ID}}$	Differential input resistance			5		kΩ
$I_{\text{IO}}$	Input offset current			±5		nA
CMTI	Common-mode transient immunity		15			kV/µs
CMRR	Common-mode rejection ratio	$f_{\text{IN}} = 0 \text{ Hz}$ , $V_{\text{CM min}} \leq V_{\text{IN}} \leq V_{\text{CM max}}$		-98		dB
		$f_{\text{IN}}$ from 0.1 Hz to 50 kHz, $V_{\text{CM min}} \leq V_{\text{IN}} \leq V_{\text{CM max}}$		-85		
BW	Input bandwidth			800		kHz
<b>DC ACCURACY</b>						
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
INL	Integral nonlinearity <sup>(1)</sup>	Resolution: 16 bits	-4	±1.5	4	LSB
$E_{\text{O}}$	Offset error	Initial, at $25^\circ\text{C}$	-50	±2.5	50	µV
$\text{TCE}_{\text{O}}$	Offset error thermal drift <sup>(2)</sup>		-1.3		1.3	µV/°C
$E_{\text{G}}$	Gain error	Initial, at $25^\circ\text{C}$	-0.3%	-0.02%	0.3%	
$\text{TCE}_{\text{G}}$	Gain error thermal drift <sup>(3)</sup>		-40	±20	40	ppm/°C
PSRR	Power-supply rejection ratio	LDOIN from 4 V to 18 V, at dc		-110		dB
		LDOIN from 4 V to 18 V, from 0.1 Hz to 50 kHz		-110		
<b>AC ACCURACY</b>						
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 1 \text{ kHz}$	76	81.5		dB
SINAD	Signal-to-noise + distortion	$f_{\text{IN}} = 1 \text{ kHz}$	76	81		dB
THD	Total harmonic distortion	$f_{\text{IN}} = 1 \text{ kHz}$		-90	-81	dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1 \text{ kHz}$	81	90		dB
<b>DIGITAL INPUTS/OUTPUTS</b>						
<b>External Clock</b>						
$f_{\text{CLKIN}}$	Input clock frequency		5	20	20.1	MHz
Duty <sub>CLKIN</sub>	Duty cycle	$5 \text{ MHz} \leq f_{\text{CLKIN}} \leq 20.1 \text{ MHz}$	40%	50%	60%	

(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as a number of LSBs or as a percent of the specified linear full-scale range (FSR).

(2) Offset error drift is calculated using the box method, as described by the following equation:

$$\text{TCE}_{\text{O}} = \frac{\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}}{\text{TempRange}}$$

(3) Gain error drift is calculated using the box method, as described by the following equation:

$$\text{TCE}_{\text{G}}(\text{ppm}) = \left( \frac{\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}}{\text{value} \times \text{TempRange}} \right) \times 10^6$$

**Electrical Characteristics: AMC1304x05 (continued)**

All minimum and maximum specifications are at  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $\text{LDOIN} = 4.0\text{ V}$  to  $18.0\text{ V}$ ,  $\text{DVDD} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $\text{AINP} = -50\text{ mV}$  to  $50\text{ mV}$ ,  $\text{AINN} = 0\text{ V}$ , and sinc<sup>3</sup> filter with  $\text{OSR} = 256$ , unless otherwise noted.

Typical values are at  $T_A = 25^\circ\text{C}$ ,  $\text{CLKIN} = 20\text{ MHz}$ ,  $\text{LDOIN} = 15.0\text{ V}$ , and  $\text{DVDD} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CMOS Logic Family (AMC1304M05, CMOS with Schmitt Trigger)</b>						
$I_{\text{IN}}$	Input current	$\text{DGND} \leq V_{\text{IN}} \leq \text{DVDD}$	-1		1	$\mu\text{A}$
$C_{\text{IN}}$	Input capacitance			5		pF
$V_{\text{IH}}$	High-level input voltage		$0.7 \times \text{DVDD}$		$\text{DVDD} + 0.3$	V
$V_{\text{IL}}$	Low-level input voltage		-0.3		$0.3 \times \text{DVDD}$	V
$C_{\text{LOAD}}$	Output load capacitance	$f_{\text{CLKIN}} = 20\text{ MHz}$		30		pF
$V_{\text{OH}}$	High-level output voltage	$I_{\text{OH}} = -20\ \mu\text{A}$	$\text{DVDD} - 0.1$			V
		$I_{\text{OH}} = -4\ \text{mA}$	$\text{DVDD} - 0.4$			
$V_{\text{OL}}$	Low-level output voltage	$I_{\text{OL}} = 20\ \mu\text{A}$			0.1	V
		$I_{\text{OL}} = 4\ \text{mA}$			0.4	
<b>LVDS Logic Family (AMC1304L05)<sup>(4)</sup></b>						
$V_{\text{T}}$	Differential output voltage	$R_{\text{LOAD}} = 100\ \Omega$	250	350	450	mV
$V_{\text{OC}}$	Common-mode output voltage		1.125	1.23	1.375	V
$I_{\text{OS}}$	Short-circuit output current				24	mA
$V_{\text{ID}}$	Differential input voltage		100	350	600	mV
$V_{\text{IC}}$	Common-mode input voltage	$V_{\text{ID}} = 100\text{ mV}$	0.05	1.25	3.25	V
$I_{\text{I}}$	Receiver input current	$\text{DGND} \leq V_{\text{IN}} \leq 3.3\text{ V}$	-24	0	20	$\mu\text{A}$
<b>POWER SUPPLY</b>						
$\text{LDOIN}$	LDOIN pin input voltage		4.0	15.0	18.0	V
$\text{VCAP}$	VCAP pin voltage			3.45		V
$I_{\text{LDOIN}}$	LDOIN pin input current			5.3	6.5	mA
$P_{\text{LDOIN}}$	LDOIN pin power dissipation			79.5	117.0	mW
$\text{DVDD}$	Controller-side supply voltage		3.0	3.3	5.5	V
$I_{\text{DVDD}}$	Controller-side supply current	LVDS, $R_{\text{LOAD}} = 100\ \Omega$		6.1	8	mA
		CMOS, $3.0\text{ V} \leq \text{DVDD} \leq 3.6\text{ V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		2.7	4.0	
		CMOS, $4.5\text{ V} \leq \text{DVDD} \leq 5.5\text{ V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		3.2	5.5	
$P_{\text{DVDD}}$	Controller-side power dissipation	LVDS, $R_{\text{LOAD}} = 100\ \Omega$		20.1	44.0	mW
		CMOS, $3.0\text{ V} \leq \text{DVDD} \leq 3.6\text{ V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		8.9	14.4	
		CMOS, $4.5\text{ V} \leq \text{DVDD} \leq 5.5\text{ V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		16.0	30.3	

(4) For further information on electrical characteristics of LVDS interface circuits, see the TIA-644-A standard and design note [Interface Circuits for TIA/EIA-644 \(LVDS\)](#).

## 7.6 Electrical Characteristics: AMC1304x25

All minimum and maximum specifications are at  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , LDOIN = 4.0 V to 18.0 V, DVDD = 3.0 V to 5.5 V, AINP = –250 mV to 250 mV, AINN = 0 V, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.

Typical values are at  $T_A = 25^\circ\text{C}$ , CLKIN = 20 MHz, LDOIN = 15.0 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS</b>						
$V_{\text{Clipping}}$	Maximum differential voltage input range (AINP-AINN)		±312.5			mV
FSR	Specified linear full-scale range (AINP-AINN)		–250		250	mV
$V_{\text{CM}}$	Operating common-mode input range		–0.16		1.2	V
$C_{\text{ID}}$	Differential input capacitance		1			pF
$I_{\text{IB}}$	Input bias current	Inputs shorted to AGND	–82	–60	–48	µA
$R_{\text{ID}}$	Differential input resistance		25			kΩ
$I_{\text{IO}}$	Input offset current		±5			nA
CMTI	Common-mode transient immunity		15			kV/µs
CMRR	Common-mode rejection ratio	$f_{\text{IN}} = 0 \text{ Hz}$ , $V_{\text{CM min}} \leq V_{\text{IN}} \leq V_{\text{CM max}}$	98			dB
		$f_{\text{IN}}$ from 0.1 Hz to 50 kHz, $V_{\text{CM min}} \leq V_{\text{IN}} \leq V_{\text{CM max}}$	98			
BW	Input bandwidth		1000			kHz
<b>DC ACCURACY</b>						
DNL	Differential nonlinearity	Resolution: 16 bits	–0.99		0.99	LSB
INL	Integral nonlinearity <sup>(1)</sup>	Resolution: 16 bits	–4	±1.5	4	LSB
$E_{\text{O}}$	Offset error	Initial, at $25^\circ\text{C}$	–100	±25	100	µV
$\text{TCE}_{\text{O}}$	Offset error thermal drift <sup>(2)</sup>		–1.3		1.3	µV/°C
$E_{\text{G}}$	Gain error	Initial, at $25^\circ\text{C}$	–0.2%	–0.05%	0.2%	
$\text{TCE}_{\text{G}}$	Gain error thermal drift <sup>(3)</sup>		–40	±20	40	ppm/°C
PSRR	Power-supply rejection ratio	LDOIN from 4 V to 18 V, at dc	–110			dB
		LDOIN from 4 V to 18 V, from 0.1 Hz to 50 kHz	–110			
<b>AC ACCURACY</b>						
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 1 \text{ kHz}$	82	85		dB
SINAD	Signal-to-noise + distortion	$f_{\text{IN}} = 1 \text{ kHz}$	80	84		dB
THD	Total harmonic distortion	$f_{\text{IN}} = 1 \text{ kHz}$		–90	–81	dB
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 1 \text{ kHz}$	81	90		dB
<b>DIGITAL INPUTS/OUTPUTS</b>						
<b>External Clock</b>						
$f_{\text{CLKIN}}$	Input clock frequency		5	20	20.1	MHz
Duty <sub>CLKIN</sub>	Duty cycle	$5 \text{ MHz} \leq f_{\text{CLKIN}} \leq 20.1 \text{ MHz}$	40%	50%	60%	

(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.

(2) Offset error drift is calculated using the box method as described by the following equation:

$$\text{TCE}_{\text{O}} = \frac{\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}}{\text{TempRange}}$$

(3) Gain error drift is calculated using the box method as described by the following equation:

$$\text{TCE}_{\text{G}}(\text{ppm}) = \left( \frac{\text{value}_{\text{MAX}} - \text{value}_{\text{MIN}}}{\text{value} \times \text{TempRange}} \right) \times 10^6$$

**Electrical Characteristics: AMC1304x25 (continued)**

All minimum and maximum specifications are at  $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $\text{LDOIN} = 4.0\text{ V}$  to  $18.0\text{ V}$ ,  $\text{DVDD} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $\text{AINP} = -250\text{ mV}$  to  $250\text{ mV}$ ,  $\text{AINN} = 0\text{ V}$ , and sinc<sup>3</sup> filter with  $\text{OSR} = 256$ , unless otherwise noted.

Typical values are at  $T_A = 25^\circ\text{C}$ ,  $\text{CLKIN} = 20\text{ MHz}$ ,  $\text{LDOIN} = 15.0\text{ V}$ , and  $\text{DVDD} = 3.3\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CMOS Logic Family (AMC1304M25, CMOS with Schmitt Trigger)</b>						
$I_{\text{IN}}$	Input current	$\text{DGND} \leq V_{\text{IN}} \leq \text{DVDD}$	-1		1	$\mu\text{A}$
$C_{\text{IN}}$	Input capacitance			5		pF
$V_{\text{IH}}$	High-level input voltage		$0.7 \times \text{DVDD}$		$\text{DVDD} + 0.3$	V
$V_{\text{IL}}$	Low-level input voltage		-0.3		$0.3 \times \text{DVDD}$	V
$C_{\text{LOAD}}$	Output load capacitance	$f_{\text{CLKIN}} = 20\text{ MHz}$		30		pF
$V_{\text{OH}}$	High-level output voltage	$I_{\text{OH}} = -20\ \mu\text{A}$	$\text{DVDD} - 0.1$			V
		$I_{\text{OH}} = -4\ \text{mA}$	$\text{DVDD} - 0.4$			V
$V_{\text{OL}}$	Low-level output voltage	$I_{\text{OL}} = 20\ \mu\text{A}$			0.1	V
		$I_{\text{OL}} = 4\ \text{mA}$			0.4	V
<b>LVDS Logic Family (AMC1304L25)<sup>(4)</sup></b>						
$V_{\text{T}}$	Differential output voltage	$R_{\text{LOAD}} = 100\ \Omega$	250	350	450	mV
$V_{\text{OC}}$	Common-mode output voltage		1.125	1.23	1.375	V
$I_{\text{OS}}$	Short-circuit output current				24	mA
$V_{\text{ID}}$	Differential input voltage		100	350	600	mV
$V_{\text{IC}}$	Common-mode input voltage	$V_{\text{ID}} = 100\ \text{mV}$	0.05	1.25	3.25	V
$I_{\text{I}}$	Receiver input current	$\text{DGND} \leq V_{\text{IN}} \leq 3.3\ \text{V}$	-24	0	20	$\mu\text{A}$
<b>POWER SUPPLY</b>						
$\text{LDOIN}$	LDOIN pin input voltage		4.0	15.0	18.0	V
$\text{VCAP}$	VCAP pin voltage			3.45		V
$I_{\text{LDOIN}}$	LDOIN pin input current			5.3	6.5	mA
$P_{\text{LDOIN}}$	LDOIN pin power dissipation			79.5	117.0	mW
$\text{DVDD}$	Controller-side supply voltage		3.0	3.3	5.5	V
$I_{\text{DVDD}}$	Controller-side supply current	LVDS, $R_{\text{LOAD}} = 100\ \Omega$		6.1	8.0	mA
		CMOS, $3.0\ \text{V} \leq \text{DVDD} \leq 3.6\ \text{V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		2.7	4.0	
		CMOS, $4.5\ \text{V} \leq \text{DVDD} \leq 5.5\ \text{V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		3.2	5.5	
$P_{\text{DVDD}}$	Controller-side power dissipation	LVDS, $R_{\text{LOAD}} = 100\ \Omega$		20.1	44.0	mW
		CMOS, $3.0\ \text{V} \leq \text{DVDD} \leq 3.6\ \text{V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		8.9	14.4	
		CMOS, $4.5\ \text{V} \leq \text{DVDD} \leq 5.5\ \text{V}$ , $C_{\text{LOAD}} = 5\ \text{pF}$		16.0	30.3	

(4) For further information on electrical characteristics of LVDS interface circuits, see the TIA-644-A standard and design note [Interface Circuits for TIA/EIA-644 \(LVDS\)](#).

## 7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{CLK}$	CLKIN, CLKIN_N clock period	49.75	50	200	ns
$t_{HIGH}$	CLKIN, CLKIN_N clock high time	19.9	25	120	ns
$t_{LOW}$	CLKIN, CLKIN_N clock low time	19.9	25	120	ns
$t_D$	Falling edge of CLKIN, CLKIN_N to DOUT, DOUT_N valid delay	0		15	ns
$t_{START}$	Interface startup time	DVDD at 3.0 V (min) to DOUT, DOUT_N valid with LDO_IN > 4 V		32	CLKIN cycles
$t_{Astart}$	Analog startup time	LDOIN step to 4 V with DVDD ≥ 3.0 V, and 0.1 μF at VCAP pin		1	ms




Figure 1. Digital Interface Timing




Figure 2. Digital Interface Startup Timing

## 7.8 Regulatory Information

VDE	UL, cUL
Certified according to DIN V VDE V 0884-10	Recognized under UL1577 component recognition and CSA component acceptance NO 5 programs
File number: 40040142	File number: E181974

## 7.9 IEC Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures. The safety-limiting constraint is the operating virtual junction temperature range specified in the [Absolute Maximum Ratings](#) table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed in the JESD51-7, *High-K Test Board for Leaded Surface-Mount Packages*. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub> Safety input, output, or supply current	$\theta_{JA} = 80.2^{\circ}\text{C}/\text{W}$ , $V_I = 5.5\text{ V}$ , $T_J = 150^{\circ}\text{C}$ , $T_A = 25^{\circ}\text{C}$			90	mA
T <sub>C</sub> Maximum case temperature				150	°C

## 7.10 IEC 61000-4-5 Ratings

PARAMETER	TEST CONDITIONS	VALUE	UNIT
V <sub>IOSM</sub> Surge immunity	1.2- $\mu\text{s}$ rise time and 50- $\mu\text{s}$ fall time, voltage surge	$\pm 10000$	V

## 7.11 Isolation Characteristics

PARAMETER	TEST CONDITIONS	AMC1304	UNIT
V <sub>IORM</sub> Maximum working insulation voltage	AC voltage (bipolar or unipolar)	1000	V <sub>RMS</sub>
	DC voltage	1500	V <sub>DC</sub>
V <sub>PD(t)</sub> Partial discharge test voltage	t = 1 s (100% production test), partial discharge < 5 pC	3977	V <sub>PEAK</sub>
V <sub>IOTM</sub> Transient overvoltage	t = 60 s (qualification test)	7000	V <sub>PEAK</sub>
	t = 1 s (100% production test)	8400	
R <sub>IO</sub> Isolation resistance	V <sub>IO</sub> = 500 V	>10 <sup>9</sup>	$\Omega$

## 7.12 Package Characteristics<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01) Minimum air gap (clearance)	Shortest pin to pin distance through air	8			mm
L(I02) Minimum external tracking (creepage)	Shortest pin-to-pin distance across the package surface	8			mm
CTI Tracking resistance (comparative tracking index)	IEC: DIN EN 60112 (VDE 0303-11) and UL: ASTM D3638-12	600			V
Minimum internal gap (internal clearance)	Distance through the double insulation (2 × 0.0135 mm)	0.027			mm
PD Pollution degree			2		Degrees
C <sub>IO</sub> Barrier capacitance input to output	V <sub>IN</sub> = 0.8 V <sub>PP</sub> at 1 MHz		1.2		pF

- (1) Creepage and clearance requirements must be applied according to the specific equipment isolation standards of a specific application. Care must be taken to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques described in the [Isolation Glossary](#) section. Techniques such as inserting grooves or ribs on the PCB are used to help increase these specifications.

### 7.13 Typical Characteristics

At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




Figure 3. Input Current vs Input Common-Mode Voltage




Figure 4. Common-Mode Rejection Ratio vs Input Signal Frequency




Figure 5. Integral Nonlinearity vs Input Signal Amplitude




Figure 6. Integral Nonlinearity vs Temperature




Figure 7. Offset Error vs LDO Input Supply Voltage






Figure 8. Offset Error vs LDO Input Supply Voltage

**Typical Characteristics (continued)**


At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




**Figure 9. Offset Error vs Temperature**




**Figure 10. Offset Error vs Temperature**




**Figure 11. Offset Error vs Clock Frequency**



**Figure 12. Gain Error vs LDO Input Supply Voltage**



**Figure 13. Gain Error vs Temperature**



**Figure 14. Gain Error vs Clock Frequency**

### Typical Characteristics (continued)

At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




Figure 15. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 16. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs LDO Input Supply Voltage




Figure 17. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Temperature




Figure 18. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Clock Frequency




Figure 19. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Frequency




Figure 20. SNR and SINAD vs Input Signal Amplitude

Typical Characteristics (continued)

At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




Figure 21. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Amplitude




Figure 22. Total Harmonic Distortion vs LDO Input Supply Voltage




Figure 23. Total Harmonic Distortion vs Temperature




Figure 24. Total Harmonic Distortion vs Clock Frequency




Figure 25. Total Harmonic Distortion vs Input Signal Frequency




Figure 26. Total Harmonic Distortion vs Input Signal Amplitude

Typical Characteristics (continued)

At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




Figure 27. Total Harmonic Distortion vs Input Signal Amplitude




Figure 28. Spurious-Free Dynamic Range vs LDO Input Supply Voltage




Figure 29. Spurious-Free Dynamic Range vs Temperature




Figure 30. Spurious-Free Dynamic Range vs Clock Frequency




Figure 31. Spurious-Free Dynamic Range vs Input Signal Frequency






Figure 32. Spurious-Free Dynamic Range vs Input Signal Amplitude

**Typical Characteristics (continued)**


At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V, f<sub>CLKIN</sub> = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




**Figure 33. Spurious-Free Dynamic Range vs Input Signal Amplitude**




**Figure 34. Frequency Spectrum with 1-kHz Input Signal**




**Figure 35. Frequency Spectrum with 5-kHz Input Signal**



**Figure 36. Frequency Spectrum with 1-kHz Input Signal**



**Figure 37. Frequency Spectrum with 5-kHz Input Signal**



**Figure 38. LDO Input Supply Current vs LDO Input Supply Voltage**

### Typical Characteristics (continued)

At LDOIN = 15.0 V, DVDD = 3.3 V, AINP = -50 mV to 50 mV (AMC1304x05) or -250 mV to 250 mV (AMC1304x25), AINN = 0 V,  $f_{CLKIN}$  = 20 MHz, and sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.




Figure 39. LDO Input Supply Current vs Temperature




Figure 40. LDO Input Supply Current vs Clock Frequency




Figure 41. Controller-Side Supply Current vs Controller-Side Supply Voltage (3.3 V, min)




Figure 42. Controller-Side Supply Current vs Controller-Side Supply Voltage (5 V, min)




Figure 43. Controller-Side Supply Current vs Temperature




Figure 44. Controller-Side Supply Current vs Clock Frequency


## 8 Detailed Description

### 8.1 Overview

The differential analog input (AINP and AINN) of the AMC1304 is a fully-differential amplifier feeding the switched-capacitor input of a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output (DOUT and DOUT\_N) of the converter provides a stream of digital ones and zeros that is synchronous to the externally-provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 20.1 MHz. The time average of this serial bit-stream output is proportional to the analog input voltage.

The [Functional Block Diagram](#) section shows a detailed block diagram of the AMC1304. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The SiO<sub>2</sub>-based capacitive isolation barrier supports a high level of magnetic field immunity as described in the application report [ISO72x Digital Isolator Magnetic-Field Immunity \(SLLA181A\)](#), available for download at [www.ti.com](#). The external clock input simplifies the synchronization of multiple current-sensing channels on the system level. The extended frequency range of up to 20 MHz supports higher performance levels compared to the other solutions available on the market.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Analog Input

The AMC1304 incorporates a front-end circuitry that contains a differential amplifier and sampling stage, followed by a  $\Delta\Sigma$  modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of  $\pm 250$  mV (this value is for the AMC1304x25), or to a factor of 20 in devices with a  $\pm 50$ -mV input voltage range (for the AMC1304x05), resulting in a differential input impedance of 5 k $\Omega$  (for the AMC1304x05) or 25 k $\Omega$  (for the AMC1304x25).


Consider the input impedance of the AMC1304 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier causes an offset that is dependent on the actual amplitude of the input signal. See the [Isolated Voltage Sensing](#) section for more details on reducing these effects.

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND – 6 V to 3.7 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is  $\pm 250$  mV (for the AMC1304x25) or  $\pm 50$  mV (for the AMC1304x05), and within the specified input common-mode range.

## Feature Description (continued)


### 8.3.2 Modulator

The modulator implemented in the AMC1304 is a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator, such as the one conceptualized in Figure 45. The analog input voltage  $V_{IN}$  and the output  $V_5$  of the 1-bit digital-to-analog converter (DAC) are differentiated, providing an analog voltage  $V_1$  at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage  $V_3$  that is differentiated with the input signal  $V_{IN}$  and the output of the first integrator  $V_2$ . Depending on the polarity of the resulting voltage  $V_4$ , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage  $V_5$ , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.



**Figure 45. Block Diagram of a Second-Order Modulator**

The modulator shifts the quantization noise to high frequencies, as shown in Figure 46. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller families [TMS320F2807x](#) and [TMS320F2837x](#) offer a suitable programmable, hardwired filter structure termed a *sigma-delta filter module* (SDFM) optimized for usage with the AMC1304 family. Also, SD24\_B converters on the [MSP430F677x](#) microcontrollers offer a path to directly access the integrated sinc-filters, thus offering a system-level solution for multichannel, isolated current sensing. An additional option is to use a suitable application-specific device, such as the [AMC1210](#) (a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.



**Figure 46. Quantization Noise Shaping**

## Feature Description (continued)


### 8.3.3 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1304x25) or 50 mV (for the AMC1304x05) produces a stream of ones and zeros that are high 90% of the time. A differential input of –250 mV (–50 mV for the AMC1304x05) produces a stream of ones and zeros that are high 10% of the time. These input voltages are also the specified linear ranges of the different AMC1304 versions with performance as specified in this data sheet. If the input voltage value exceeds these ranges, the output of the modulator shows non-linear behavior when the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to –312.5 mV (–62.5 mV for the AMC1304x05) or with a stream of only ones with an input greater than or equal to 312.5 mV (62.5 mV for the AMC1304x05). In this case, however, the AMC1304 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the [Fail-Safe Output](#) section for more details). The input voltage versus the output modulator signal is shown in [Figure 47](#).

The density of ones in the output bit-stream for any input voltage value (with the exception of a full-scale input signal, as described in the [Output Behavior in Case of a Full-Scale Input](#) section) can be calculated using [Equation 1](#):

$$\frac{V_{IN} + V_{Clipping}}{2 * V_{Clipping}} \quad (1)$$

The AMC1304 system clock is typically 20 MHz and is provided externally at the CLKIN pin. Data are synchronously provided at 20 MHz at the DOUT pin. Data change at the CLKIN falling edge. For more details, see the [Switching Characteristics](#) table.




**Figure 47. Analog Input versus AMC1304 Modulator Output**

## 8.4 Device Functional Modes

### 8.4.1 Fail-Safe Output


In the case of a missing high-side supply voltage (LDOIN), the output of a  $\Delta\Sigma$  modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, the AMC1304 implements a fail-safe output function that ensures the device maintains its output level in case of a missing LDOIN, as shown in [Figure 48](#).



**Figure 48. Fail-Safe Output of the AMC1304**

### 8.4.2 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC1304 (that is,  $V_{IN} \geq V_{Clipping}$ ), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed, as shown in [Figure 49](#). In this way, differentiating between a missing LDOIN and a full-scale input signal is possible on the system level.



**Figure 49. Overrange Output of the AMC1304**

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Digital Filter Usage

The modulator generates a bit stream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, built with minimal effort and hardware, is a sinc<sup>3</sup>-type filter, as shown in [Equation 2](#):

$$H(z) = \left( \frac{1 - z^{-OSR}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All the characterization in this document is also done with a sinc<sup>3</sup> filter with an oversampling ratio (OSR) of 256 and an output word duration of 16 bits.

The effective number of bits (ENOB) is often used to compare the performance of ADCs and  $\Delta\Sigma$  modulators. [Figure 50](#) shows the ENOB of the AMC1304 with different oversampling ratios. In this document, this number is calculated from the SNR by using [Equation 3](#):

$$SNR = 1.76dB + 6.02dB * ENOB \quad (3)$$




Figure 50. Measured Effective Number of Bits versus Oversampling Ratio

An example code for implementing a sinc<sup>3</sup> filter in an FPGA is discussed in application note [Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications \(SBAA094\)](#), available for download at [www.ti.com](http://www.ti.com).

## 9.2 Typical Applications

### 9.2.1 Frequency Inverter Application

Isolated  $\Delta\Sigma$  modulators are being widely used in new-generation frequency inverter designs because to their high ac and dc performance. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), electrical and hybrid electrical vehicles, and other industrial applications. The input structure of the AMC1304 is optimized for use with low-impedance shunt resistors and is therefore tailored for isolated current sensing using shunts.




Figure 51. The AMC1304 in a Frequency Inverter Application

#### 9.2.1.1 Design Requirements

A typical operation of the device in a frequency inverter application is shown in Figure 51. When the inverter stage is part of a motor drive system, measurement of the motor phase current is done via the shunt resistors ( $R_{SHUNT}$ ). Depending on the system design, either all three or only two phase currents are sensed.

In this example, an additional fourth AMC1304 is used to support isolated voltage sensing of the dc link. This high voltage is reduced using a high-impedance resistive divider before being sensed by the device across a smaller resistor. The value of this resistor can degrade the performance of the measurement, as described in the [Isolated Voltage Sensing](#) section.

#### 9.2.1.2 Detailed Design Procedure

The typically recommended RC filter in front of a  $\Delta\Sigma$  modulator to improve signal-to-noise performance of the signal path is not required for the AMC1304. By design, the input bandwidth of the analog front-end of the device is limited to 1 MHz.

For modulator output bit-stream filtering, a device from TI's [TMS320F2807x](#) family of low-cost microcontrollers (MCUs) or [TMS320F2837x](#) family of dual-core MCUs is recommended. These families support up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection.

## Typical Applications (continued)

### 9.2.1.3 Application Curve

In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on its order; that is, a sinc<sup>3</sup> filter requires three data updates for full settling (with  $f_{\text{DATA}} = f_{\text{CLK}} / \text{OSR}$ ). Therefore, for overcurrent protection, filter types other than sinc<sup>3</sup> can be a better choice; an alternative is the sinc<sup>2</sup> filter. Figure 52 compares the settling times of different filter orders.

The delay time of the sinc filter with a continuous signal is half of its settling time.





Figure 52. Measured Effective Number of Bits versus Settling Time

## Typical Applications (continued)

### 9.2.2 Isolated Voltage Sensing

The AMC1304 is optimized for usage in current-sensing applications using low-impedance shunts. However, the device can also be used in isolated voltage-sensing applications if the affect of the (usually higher) impedance of the resistor used in this case is considered.



**Figure 53. Using the AMC1304 for Isolated Voltage Sensing**

#### 9.2.2.1 Design Requirements

Figure 53 shows a simplified circuit typically used in high-voltage-sensing applications. The high impedance resistors (R1 and R2) are used as voltage dividers and dominate the current value definition. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1304. This resistor and the differential input impedance of the device (the AMC1304x25 is 25 kΩ, the AMC1304x05 is 5 kΩ) also create a voltage divider that results in an additional gain error. With the assumption of R1, R2, and R<sub>IN</sub> having a considerably higher value than R3, the resulting total gain error can be estimated using Equation 4, with E<sub>G</sub> being the gain error of the AMC1304.

$$|E_{\text{Gtot}}| = |E_G| + \frac{R3}{R_{\text{IN}}} \quad (4)$$

This gain error can be easily minimized during the initial system-level gain calibration procedure.

#### 9.2.2.2 Detailed Design Procedure

As indicated in Figure 53, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 2 V. This voltage results in a bias current I<sub>B</sub> through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value range of this current is specified in the [Electrical Characteristics](#) table. This bias current generates additional offset error that depends on the value of the resistor R3. Because the value of this bias current depends on the actual common-mode amplitude of the input signal (as illustrated in Figure 54), the initial system offset calibration does not minimize its effect. Therefore, in systems with high accuracy requirements, TI recommends using a series resistor at the negative input (AINN) of the AMC1304 with a value equal to the shunt resistor R3 (that is, R3' = R3 in Figure 53) to eliminate the affect of the bias current.


### Typical Applications (continued)

This additional series resistor (R3') influences the gain error of the circuit. The effect can be calculated using Equation 5 with R5 = R5' = 50 kΩ and R4 = R4' = 2.5 kΩ (for the AMC1304x05) or 12.5 kΩ (for the AMC1304x25).

$$E_G(\%) = \left(1 - \frac{R4}{R4'+R3'}\right) * 100\% \tag{5}$$

#### 9.2.2.3 Application Curve

Figure 54 shows the dependency of the input bias current on the common-mode voltage at the input of the AMC1304.



**Figure 54. Input Current vs Input Common-Mode Voltage**

#### 9.2.3 Do's and Don'ts


Do not leave the inputs of the AMC1304 unconnected (floating) when the device is powered up. If both modulator inputs are left floating, the input bias current drives them to the output common-mode of the analog front end of approximately 2 V that is above the specified input common-mode range. As a result, the front gain diminishes and the modulator outputs a bitstream resembling a zero input differential voltage.

## 10 Power-Supply Recommendations

In a typical frequency-inverter application, the high-side power supply (LDOIN) for the device is directly derived from the floating power supply of the upper gate driver. A low-ESR decoupling capacitor of 0.1  $\mu\text{F}$  is recommended for filtering this power-supply path. Place this capacitor (C2 in Figure 55) as close as possible to the LDOIN pin of the AMC1304 for best performance. If better filtering is required, an additional 10- $\mu\text{F}$  capacitor can be used. The output of the internal LDO requires a decoupling capacitor of 0.1  $\mu\text{F}$  to be connected between the VCAP pin and AGND as close as possible to the device.

The floating ground reference (AGND) is derived from the end of the shunt resistor, which is connected to the negative input (AINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads and AGND is connected to one of the outer leads of the shunt.

For decoupling of the digital power supply on the controller side, TI recommends using a 0.1- $\mu\text{F}$  capacitor assembled as close to the DVDD pin of the AMC1304 as possible, followed by an additional capacitor in the range of 1  $\mu\text{F}$  to 10  $\mu\text{F}$ .



**Figure 55. Decoupling the AMC1304**

## 11 Layout

### 11.1 Layout Guidelines

A layout recommendation showing the critical placement of the decoupling capacitors (as close as possible to the AMC1304) and placement of the other components required by the device is shown in Figure 56. For best performance, place the shunt resistor close to the VINP and VINN inputs of the AMC1304 and keep the layout of both connections symmetrical.

For the AMC1304Lx version, place the 100-Ω termination resistor as close as possible to the CLKIN, CLKIN\_N inputs of the device to achieve highest signal integrity. If not integrated, an additional termination resistor is required as close as possible to the LVDS data inputs of the MCU or filter device; see Figure 57.

### 11.2 Layout Examples




Figure 56. Recommended Layout of the AMC1304Mxx

Layout Examples (continued)




Figure 57. Recommended Layout of the AMC1304Lx

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Device Nomenclature

##### 12.1.1.1 Isolation Glossary

See the *Isolation Glossary*, [SLLA353](#).

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

- AMC1210 Data Sheet, [SBAS372](#)
- MSP430F677x Data Sheet, [SLAS768](#)
- TMS320F2807x Data Sheet, [SPRS902](#)
- TMS320F2837x Data Sheet, [SPRS880](#)
- Application Report *ISO72x Digital Isolator Magnetic-Field Immunity*, [SLLA181](#)
- Application Note *Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications*, [SBAA094](#)

### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
AMC1304L05	<a href="#">Click here</a>				
AMC1304L25	<a href="#">Click here</a>				
AMC1304M05	<a href="#">Click here</a>				
AMC1304M25	<a href="#">Click here</a>				

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.5 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1304L05DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304L05	<a href="#">Samples</a>
AMC1304L05DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304L05	<a href="#">Samples</a>
AMC1304L25DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304L25	<a href="#">Samples</a>
AMC1304L25DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304L25	<a href="#">Samples</a>
AMC1304M05DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304M05	<a href="#">Samples</a>
AMC1304M05DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304M05	<a href="#">Samples</a>
AMC1304M25DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304M25	<a href="#">Samples</a>
AMC1304M25DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC1304M25	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1304L05DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1304L25DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1304M05DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
AMC1304M25DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1304L05DWR	SOIC	DW	16	2000	367.0	367.0	38.0
AMC1304L25DWR	SOIC	DW	16	2000	367.0	367.0	38.0
AMC1304M05DWR	SOIC	DW	16	2000	367.0	367.0	38.0
AMC1304M25DWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AA.

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Refer to IPC7351 for alternate board design.
  - D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
  - E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
  - F. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)