

# 12-Bit, Integrated, Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer

# ADV7403

#### **FEATURES**

Four Noise Shaped Video<sup>®</sup> 12-bit ADCs sampling up to 140 MHz (140 MHz speed grade only) 12 analog input channel mux SCART fast blank support **Internal antialias filters** NTSC/PAL/SECAM color standards support 525p-/625p-component progressive scan support 720p-/1080i-component HDTV support Digitizes RGB graphics up to 1280 × 1024 @ 75 Hz (SXGA) (140 MHz speed grade only) 24-bit digital input port supports data from DVI/HDMI Rx IC Any-to-any, 3 × 3 color-space conversion matrix Industrial temperature range (-40°C to +85°C) 12-bit 4:4:4/10-/8-bit 4:2:2 DDR pixel output interface Programmable interrupt request output pin VBI data slicer (including teletext)

#### **APPLICATIONS**

LCD/DLP<sup>™</sup> rear projection HDTVs PDP HDTVs CRT HDTVs LCD/DLP front projectors LCD TV (HDTV ready) HDTV STBs with PVR Hard-disk-based video recorders Multiformat scan converters DVD recorders with progressive scan input support AVR receiver

### **GENERAL DESCRIPTION**

The ADV7403 is a high quality, single chip, multiformat video decoder and graphics digitizer. This multiformat decoder supports the conversion of PAL, NTSC, and SECAM standards in the form of composite or S-video into a digital ITU-R BT.656 format. The ADV7403 also supports the decoding of a component RGB/YPrPb video signal into a digital YCrCb or RGB pixel output stream. The support for component video includes standards such as 525i, 625i, 525p, 625p, 720p, 1080i, 1250i, and many other HD and SMPTE standards. Graphic digitization is also supported by the ADV7403; it is capable of digitizing RGB graphics signals from VGA to SXGA rates and converting them into a digital RGB or YCrCb pixel output stream. SCART and overlay functionality are enabled by the ADV7403's ability to simultaneously process CVBS and standard definition RGB signals. The mixing of these signals is controlled by the fast blank pin.

The ADV7403 contains two main processing sections. The first is the standard definition processor (SDP), which processes all PAL, NTSC, and SECAM signal types. The second is the component processor (CP), which processes YPrPb and RGB component formats, including RGB graphics. For more specific descriptions of the ADV7403 features, see the Detailed Functionality and Detailed Description sections.

Rev. SpA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Functional Block Diagram
Electrical Characteristics
Video Specifications
Timing Characteristics
Analog Specifications
Absolute Maximum Ratings
Stress Ratings
Package Thermal Performance9
Thermal Specifications9
ESD Caution9
Pin Configuration and Function Descriptions10
Timing Diagrams
Detailed Functionality
Analog Front End13
SDP Pixel Data Output Modes

### **REVISION HISTORY**

### 9/05—Rev. Sp0 to Rev. SpA

Deleted EDTVUniversity	ersal
Added AVR Receiver to Applications Section	1
Change to Crystal Normal Frequency Typ Value in Table 3.	7
Changes to Figure 2	10
Changes to Function Descriptions of Pin 37 and Pin 38	11
Change Pin 70 Type	11
Change to Crystal MHz Unit Value	13
Added Pixel Input Information to Table 9 and Table 10	17
Changes to Figure 9	20

#### 4/05—Revision Sp0: Initial Version

CP Pixel Data Output Modes 1	3
Composite and S-Video Processing1	3
Component Video Processing 1	4
RGB Graphics Processing 1	4
Digital Video Input Port1	4
General Features 1	4
Detailed Description 1	5
Analog Front End 1	5
Standard Definition Processor 1	5
Component Processor 1	5
Pixel Input/Output Formatting 1	7
Recommended External Loop Filter Components 1	9
Typical Connection Diagram 2	0
Outline Dimensions 2	1
Ordering Guide 2	1

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

ADV7403

## **ELECTRICAL CHARACTERISTICS**

@ AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V, nominal input range 1.6 V. Operating temperature range, a otherwise noted.

Table 1.

Symbol	Test Conditions	Min	Тур	Max	Unit
N				12	Bits
INL	BSL at 27 MHz (at a 12-bit level)		±2.0	±8.0	LSB
INL	BSL at 54 MHz (at a 12-bit level)		-2.0/+2.5		LSB
INL	BSL at 74 MHz (at a 10-bit level)		±1.0		LSB
INL	BSL at 110 MHz (at a 10-bit level)		-3.0/+3.0		LSB
INL	BSL at 135 MHz (at an 8-bit level) <sup>6</sup>		±1.3		LSB
DNL	At 27 MHz (at a 12-bit level)		-0.7/+0.85	-0.99/+2.5	LSB
DNL	At 54 MHz (at a 12-bit level)		-0.75/+0.9		LSB
DNL	At 74 MHz (at a 10-bit level)		±0.75		LSB
DNL	At 110 MHz (at a 10-bit level)		-0.7/+5.0		LSB
DNL	At 135 MHz (at an 8-bit level) <sup>6</sup>		-0.8/+2.5		LSB
VIH		2			v
VIL				0.8	v
VIH	HS_IN, VS_IN low trigger mode	0.7			V
VIL				0.3	v
l <sub>in</sub>	Pins listed in Note 9	-60		+60	μA
	All other input pins	-10		+10	μA
CIN					pF
Voh	ISOURCE = 0.4 mA	2.4			v
	ISINK = 3.2  mA			0.4	v
LEAK	Pins listed in Note 12			60	μA
	All other output pins			10	μA
Cout				20	pF
DVDD		1.65	1.8	2	v
DVDDIO					V
PVDD					v
					v
	CVBS input sampling at 54 MHz				mA
					mA
					mA
IDVDDIO					mA
					mA
IPVDD					mA
	Sync hypass function				mA
	Sync Sypass function	1	10		
	N INL INL INL INL INL DNL DNL DNL DNL DNL VIH VIL VIH VIL IIN CIN VOH VOL ILEAK COUT	N       INL       BSL at 27 MHz (at a 12-bit level)         INL       BSL at 54 MHz (at a 12-bit level)         INL       BSL at 74 MHz (at a 10-bit level)         INL       BSL at 110 MHz (at a 10-bit level)         INL       BSL at 135 MHz (at an 8-bit level) <sup>6</sup> DNL       At 27 MHz (at a 12-bit level)         DNL       At 27 MHz (at a 12-bit level)         DNL       At 54 MHz (at a 10-bit level)         DNL       At 74 MHz (at a 10-bit level)         DNL       At 74 MHz (at a 10-bit level)         DNL       At 135 MHz (at an 8-bit level) <sup>6</sup> V <sub>I</sub> H       YIL         VL       HS_IN, VS_IN low trigger mode         Pins listed in Note 9       All other input pins         C <sub>IN</sub> ISOURCE = 0.4 mA         VoH       ISOURCE = 0.4 mA         VoL       ISINK = 3.2 mA         ILEAK       Pins listed in Note 12         All other output pins       Cout         DVDD       CVBS input sampling at 54 MHz         Graphics RGB sampling at 135 MHz       SCART RGB FB sampling at 135 MHz         IDVDD <td>N INLBSL at 27 MHz (at a 12-bit level)INLBSL at 54 MHz (at a 12-bit level)INLBSL at 74 MHz (at a 10-bit level)INLBSL at 110 MHz (at a 10-bit level)INLBSL at 135 MHz (at an 8-bit level)<sup>6</sup>DNLAt 27 MHz (at a 12-bit level)DNLAt 27 MHz (at a 12-bit level)DNLAt 54 MHz (at a 10-bit level)DNLAt 74 MHz (at a 10-bit level)DNLAt 110 MHz (at a 10-bit level)DNLAt 135 MHz (at an 8-bit level)<sup>6</sup>VIHHS_IN, VS_IN low trigger modeVIHHS_IN, VS_IN low trigger modeINPins listed in Note 9INAll other input pinsCINISOURCE = 0.4 mAVOHISOURCE = 0.4 mAVOHISOURCE = 0.4 mAILEAKPins listed in Note 12All other output pins1.65JOVDDCVBS input sampling at 54 MHzGraphics RGB sampling at 135 MHzIDVDDCVBS input sampling at 54 MHzGraphics RGB rGB sampling at 135 MHzIDVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 54 MHzIAVDDCVBS input sampling at 54 MHzIAVDDCVBS input sampling at 135 MHzIAVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 135 MHzIAVDDCVBS input sampling at 54 MHzIPVRDNCVBS input sampling at 54 MHzIPWRDNCVBS input sampling at 54 MHzIPWRDNSCART RGB FB sampling at 135</td> <td>N         INL         BSL at 27 MHz (at a 12-bit level)         ±2.0           INL         BSL at 54 MHz (at a 12-bit level)         ±2.0           INL         BSL at 54 MHz (at a 10-bit level)         ±1.0           INL         BSL at 10 MHz (at a 10-bit level)         ±1.3           DNL         BSL at 35 MHz (at a 12-bit level)         ±1.3           DNL         At 27 MHz (at a 12-bit level)         -0.7/+0.85           DNL         At 27 MHz (at a 10-bit level)         -0.75/+0.9           DNL         At 74 MHz (at a 10-bit level)         -0.75/+0.9           DNL         At 10 MHz (at a 10-bit level)         -0.7/+0.85           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7           ViL         HS_IN, VS_IN low trigger mode         -0.7           IN         Bisted in Note 9         -0.0     <!--</td--><td>N         12           INL         BSL at 27 MHz (at a 12-bit level)         12           INL         BSL at 54 MHz (at a 12-bit level)         <math>-2.0/+2.5</math>           INL         BSL at 74 MHz (at a 10-bit level)         <math>\pm 1.0</math>           INL         BSL at 35 MHz (at a 12-bit level)         <math>\pm 1.0</math>           INL         BSL at 10 MHz (at a 12-bit level)         <math>\pm 1.0</math>           DNL         At 27 MHz (at a 12-bit level)         <math>-0.7/+0.85</math> <math>-0.99/+2.5</math>           DNL         At 27 MHz (at a 12-bit level)         <math>-0.7/+0.85</math> <math>-0.99/+2.5</math>           DNL         At 74 MHz (at a 10-bit level)         <math>-0.7/+5.0</math> <math>-0.8/+2.5</math>           DNL         At 135 MHz (at a 10-bit level)         <math>-0.7/+5.0</math> <math>-0.8/+2.5</math>           VH         VL         <math>0.8</math> <math>0.7</math> <math>0.8</math>           VH         VL         <math>0.8</math> <math>0.7</math> <math>0.8/+2.5</math>           VH         VL         HS_IN, VS_IN low trigger mode         <math>0.7</math> <math>0.3</math>           IN         ISINK = 3.2 mA         <math>0.4</math> <math>0.4</math>           ILEAK         Pins listed in Note 12         <math>0.3</math> <math>0.3</math>           AVDD         ISURCE = 0.4 mA         <math>2.4</math> <math>0.4</math>           ILEAK         <td< td=""></td<></td></td>	N INLBSL at 27 MHz (at a 12-bit level)INLBSL at 54 MHz (at a 12-bit level)INLBSL at 74 MHz (at a 10-bit level)INLBSL at 110 MHz (at a 10-bit level)INLBSL at 135 MHz (at an 8-bit level) <sup>6</sup> DNLAt 27 MHz (at a 12-bit level)DNLAt 27 MHz (at a 12-bit level)DNLAt 54 MHz (at a 10-bit level)DNLAt 74 MHz (at a 10-bit level)DNLAt 110 MHz (at a 10-bit level)DNLAt 135 MHz (at an 8-bit level) <sup>6</sup> VIHHS_IN, VS_IN low trigger modeVIHHS_IN, VS_IN low trigger modeINPins listed in Note 9INAll other input pinsCINISOURCE = 0.4 mAVOHISOURCE = 0.4 mAVOHISOURCE = 0.4 mAILEAKPins listed in Note 12All other output pins1.65JOVDDCVBS input sampling at 54 MHzGraphics RGB sampling at 135 MHzIDVDDCVBS input sampling at 54 MHzGraphics RGB rGB sampling at 135 MHzIDVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 54 MHzIAVDDCVBS input sampling at 54 MHzIAVDDCVBS input sampling at 135 MHzIAVDDCVBS input sampling at 54 MHzIPVDDCVBS input sampling at 135 MHzIAVDDCVBS input sampling at 54 MHzIPVRDNCVBS input sampling at 54 MHzIPWRDNCVBS input sampling at 54 MHzIPWRDNSCART RGB FB sampling at 135	N         INL         BSL at 27 MHz (at a 12-bit level)         ±2.0           INL         BSL at 54 MHz (at a 12-bit level)         ±2.0           INL         BSL at 54 MHz (at a 10-bit level)         ±1.0           INL         BSL at 10 MHz (at a 10-bit level)         ±1.3           DNL         BSL at 35 MHz (at a 12-bit level)         ±1.3           DNL         At 27 MHz (at a 12-bit level)         -0.7/+0.85           DNL         At 27 MHz (at a 10-bit level)         -0.75/+0.9           DNL         At 74 MHz (at a 10-bit level)         -0.75/+0.9           DNL         At 10 MHz (at a 10-bit level)         -0.7/+0.85           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7/+5.0           DNL         At 135 MHz (at a 10-bit level)         -0.7           ViL         HS_IN, VS_IN low trigger mode         -0.7           IN         Bisted in Note 9         -0.0 </td <td>N         12           INL         BSL at 27 MHz (at a 12-bit level)         12           INL         BSL at 54 MHz (at a 12-bit level)         <math>-2.0/+2.5</math>           INL         BSL at 74 MHz (at a 10-bit level)         <math>\pm 1.0</math>           INL         BSL at 35 MHz (at a 12-bit level)         <math>\pm 1.0</math>           INL         BSL at 10 MHz (at a 12-bit level)         <math>\pm 1.0</math>           DNL         At 27 MHz (at a 12-bit level)         <math>-0.7/+0.85</math> <math>-0.99/+2.5</math>           DNL         At 27 MHz (at a 12-bit level)         <math>-0.7/+0.85</math> <math>-0.99/+2.5</math>           DNL         At 74 MHz (at a 10-bit level)         <math>-0.7/+5.0</math> <math>-0.8/+2.5</math>           DNL         At 135 MHz (at a 10-bit level)         <math>-0.7/+5.0</math> <math>-0.8/+2.5</math>           VH         VL         <math>0.8</math> <math>0.7</math> <math>0.8</math>           VH         VL         <math>0.8</math> <math>0.7</math> <math>0.8/+2.5</math>           VH         VL         HS_IN, VS_IN low trigger mode         <math>0.7</math> <math>0.3</math>           IN         ISINK = 3.2 mA         <math>0.4</math> <math>0.4</math>           ILEAK         Pins listed in Note 12         <math>0.3</math> <math>0.3</math>           AVDD         ISURCE = 0.4 mA         <math>2.4</math> <math>0.4</math>           ILEAK         <td< td=""></td<></td>	N         12           INL         BSL at 27 MHz (at a 12-bit level)         12           INL         BSL at 54 MHz (at a 12-bit level) $-2.0/+2.5$ INL         BSL at 74 MHz (at a 10-bit level) $\pm 1.0$ INL         BSL at 35 MHz (at a 12-bit level) $\pm 1.0$ INL         BSL at 10 MHz (at a 12-bit level) $\pm 1.0$ DNL         At 27 MHz (at a 12-bit level) $-0.7/+0.85$ $-0.99/+2.5$ DNL         At 27 MHz (at a 12-bit level) $-0.7/+0.85$ $-0.99/+2.5$ DNL         At 74 MHz (at a 10-bit level) $-0.7/+5.0$ $-0.8/+2.5$ DNL         At 135 MHz (at a 10-bit level) $-0.7/+5.0$ $-0.8/+2.5$ VH         VL $0.8$ $0.7$ $0.8$ VH         VL $0.8$ $0.7$ $0.8/+2.5$ VH         VL         HS_IN, VS_IN low trigger mode $0.7$ $0.3$ IN         ISINK = 3.2 mA $0.4$ $0.4$ ILEAK         Pins listed in Note 12 $0.3$ $0.3$ AVDD         ISURCE = 0.4 mA $2.4$ $0.4$ ILEAK <td< td=""></td<>

<sup>1</sup> The min/max specifications are guaranteed over this range. <sup>2</sup> Temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C (0°C to 70°C temperature range for ADV7403KSTZ-140).

<sup>3</sup> All specifications obtained using programming scripts with the following sequence included: Addr 0x0E - data 0x80, Addr 0x54 - data 0x00, Addr 0x0E - data 0x00.

<sup>4</sup> All ADC linearity tests performed at input range of full scale – 12.5%, and at zero scale + 12.5%.
<sup>5</sup> Max INL and DNL specifications obtained with part configured for component video input.

- <sup>6</sup> Specification for ADV7403KSTZ-140 only.
- <sup>7</sup> To obtain specified V<sub>H</sub> level on Pin 38, Register 0x13 (wo) must be programmed with value 0x04. If Register 0x13 is programmed with value 0x00, then V<sub>H</sub> on Pin 38 = 1.2 V.
- <sup>8</sup> To obtain specified V<sub>IL</sub> level on Pin 38, Register 0x13 (wo) must be programmed with value 0x04. If Register 0x13 is programmed with value 0x00,
- then  $V_{IL}$  on Pin 38 = 0.4 V. <sup>9</sup> Pins 1, 2, 13, 14, 16, 19, 24, 29, 30, 31, 32, 33, 34, 35, 45, 78, 79, 83, 84, 87, 88, 95, 96, 97, 100.
- <sup>10</sup> Guaranteed by characterization.
- $^{11}$  V\_{OH} and V\_{OL} levels obtained using default drive strength value (0xD5) in Register Subaddress 0xF4.
- <sup>12</sup> Pins 3, 13, 14, 19, 24, 29, 30, 31, 32, 33, 34, 45.
- <sup>13</sup> Analog current measurements for CVBS made with ADC0 powered up only, For RGB, ADC0, ADC1, and ADC2 powered up only, for SCART FB, all ADCs powered up.

## **VIDEO SPECIFICATIONS**

@ AVDD= 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. Operating temperature range, unless otherwise noted.

#### Table 2.

Parameter <sup>1, 2, 3</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
NONLINEAR SPECIFICATIONS						
Differential Phase	DP	CVBS input, modulated 5 step		0.4		degree
Differential Gain	DG	CVBS input, modulated 5 step		0.4		%
Luma Nonlinearity	LNL	CVBS input, 5 step		0.4		%
NOISE SPECIFICATIONS						
SNR Unweighted		Luma ramp	61	64		dB
SNR Unweighted		Luma flat field	64	65		dB
Analog Front End Crosstalk				60		dB
LOCK TIME SPECIFICATIONS						
Horizontal Lock Range			-5		+5	%
Vertical Lock Range			40		70	Hz
F <sub>sc</sub> Subcarrier Lock Range				±1.3		kHz
Color Lock in Time				60		line
Sync Depth Range⁴			20		200	%
Color Burst Range			5		200	%
Vertical Lock Time				2		field
Horizontal Lock Time				100		line
CHROMA SPECIFICATIONS						
Hue Accuracy	HUE			1		degree
Color Saturation Accuracy	CL_AC			1		%
Color AGC Range			5		400	%
Chroma Amplitude Error				0.4		%
Chroma Phase Error				0.3		degree
Chroma Luma Intermodulation				0.1		%
LUMA SPECIFICATIONS						
Luma Brightness Accuracy		CVBS, 1 V input		1		%
Luma Contrast Accuracy		CVBS, 1 V input		1		%

<sup>1</sup> The min/max specifications are guaranteed over this range.
 <sup>2</sup> Temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C (0°C to 70°C temperature range for ADV7403KSTZ-140).
 <sup>3</sup> Guaranteed by characterization.
 <sup>4</sup> Nominal sync depth is 300 mV at 100% sync depth range.

## TIMING CHARACTERISTICS

@ AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. Operating temperature range, unless otherwise noted.

Parameter <sup>1, 2, 3</sup>	Symbol	Test Conditions	Min	Тур	Max	Unit
SYSTEM CLOCK AND CRYSTAL						
Crystal Nominal Frequency				28.63636		MHz
Crystal Frequency Stability					±50	ppm
Horizontal Sync Input Frequency			14.8		110	kHz
LLC1 Frequency Range <sup>4</sup>			12.825		140	MHz
I <sup>2</sup> C PORT <sup>5</sup>						
SCLK Frequency					400	kHz
SCLK Min Pulse Width High	t1		0.6			μs
SCLK Min Pulse Width Low	t <sub>2</sub>		1.3			μs
Hold Time (Start Condition)	t <sub>3</sub>		0.6			μs
Setup Time (Start Condition)	t <sub>4</sub>		0.6			μs
SDA Setup Time	t <sub>5</sub>		100			ns
SCLK and SDA Rise Time	t <sub>6</sub>				300	ns
SCLK and SDA Fall Time	t7				300	ns
Setup Time for Stop Condition	t <sub>8</sub>			0.6		μs
RESET FEATURE						
Reset Pulse Width			5			ms
CLOCK OUTPUTS						
LLC1 Mark Space Ratio	t9:t10		45:55		55:45	% duty cycle
DATA and CONTROL OUTPUTS						
Data Output Transition Time SDR (SDP) <sup>6</sup>	t <sub>11</sub>	Negative clock edge to start of valid data			3.6	ns
Data Output Transition Time SDR (SDP) <sup>6</sup>	<b>t</b> <sub>12</sub>	End of valid data to negative clock edge			2.4	ns
Data Output Transition Time SDR (CP) <sup>7</sup>	<b>t</b> 13	End of valid data to negative clock edge			2.8	ns
Data Output Transition Time SDR (CP) <sup>7</sup>	<b>t</b> 14	Negative clock edge to start of valid data			0.1	ns
Data Output Transition Time DDR (CP) <sup>7, 8</sup>	<b>t</b> 15	Positive clock edge to end of valid data	-4 + TLLC1/4			ns
Data Output Transition Time DDR (CP) <sup>7, 8</sup>	<b>t</b> 16	Positive clock edge to start of valid data	0.25 + TLLC1/4			ns
Data Output Transition Time DDR (CP) <sup>7, 8</sup>	t <sub>17</sub>	Negative clock edge to end of valid data	-2.95 + TLLC1/4			ns
Data Output Transition Time DDR (CP) <sup>7,8</sup>	t <sub>18</sub>	Negative clock edge to start of valid data	-0.5 + TLLC1/4			ns
DATA and CONTROL INPUTS <sup>5</sup>						
Input Setup Time (Digital Input Port)	<b>t</b> 19	HS_IN, VS_IN	9			ns
		DE_IN, data inputs	2.2			ns
Input Hold Time (Digital Input Port)	t <sub>20</sub>	HS_IN, VS_IN	7			ns
		DE_IN, data inputs	2			ns

<sup>3</sup> Guaranteed by characterization.

<sup>4</sup> Maximum LLC1 frequency is 110 MHz for ADV7403BSTZ-110.

<sup>6</sup> SDP timing figures obtained using default drive strength value (0xD5) in register subaddress 0xF4.

<sup>7</sup> CP timing figures obtained using max drive strength value (0xFF) in Register Subaddress 0xF4.

<sup>8</sup> DDR timing specifications dependent on LLC1 output pixel clock; TLCC1/4 = 9.25 ns at LLC1 = 27 MHz.

<sup>&</sup>lt;sup>1</sup> The min/max specifications are guaranteed over this range. <sup>2</sup> Temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C (0°C to 70°C temperature range for ADV7403KSTZ-140).

<sup>&</sup>lt;sup>5</sup> TTL input values are 0 V to 3 V, with rise/fall times  $\geq$ 3 ns, measured between the 10% and 90% points.

## ANALOG SPECIFICATIONS

@ AVDD = 3.1.5 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V. Operating temperature range, unless otherwise noted. Recommended analog input video signal range: 0.5 V to 1.6V, typically 1 V p-p.

#### Table 4.

Parameter <sup>1, 2, 3</sup>	Test Conditions	Min	Тур	Max	Unit
CLAMP CIRCUITRY					
External Clamp Capacitor			0.1		μF
Input Impedance <sup>4</sup>	Clamps switched off		10		MΩ
Input Impedance of Pin 51 (FB)			20		kΩ
CML			1.86		V
ADC Full-Scale Level			CML + 0.8 V		V
ADC Zero-Scale Level			CML – 0.8 V		V
ADC Dynamic Range			1.6		V
Clamp Level (When Locked)	CVBS input		CML – 0.292 V		V
	SCART RGB input (R, G, B signals)		CML – 0.4 V		V
	S-Video input (Y signal)		CML – 0.292 V		V
	S-Video input (C signal)		CML – 0 V		V
	Component input (Y, Pr, Pb signals)		CML – 0.3 V		V
	PC RGB input (R, G, B signals)		CML – 0.3 V		V
Large Clamp Source Current	SDP only		0.75		mA
Large Clamp Sink Current	SDP only		0.9		mA
Fine Clamp Source Current	SDP only		17		μΑ
Fine Clamp Sink Current	SDP only		17		μΑ

<sup>1</sup> The min/max specifications are guaranteed over this range. <sup>2</sup> Temperature range T<sub>MIN</sub> to T<sub>MAX</sub>:--40°C to +85°C (0°C to 70°C temperature range for ADV7403KSTZ-140).

<sup>3</sup> Guaranteed by characterization.

<sup>4</sup> Except Pin 51 (FB).

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 5.

Parameter	Rating
AVDD to AGND	4 V
DVDD to DGND	2.2 V
PVDD to AGND	2.2 V
DVDDIO to DGND	4 V
DVDDIO to AVDD	–0.3 V to +0.3 V
PVDD to DVDD	–0.3 V to +0.3 V
DVDDIO to PVDD	–0.3 V to +2 V
DVDDIO to DVDD	–0.3 V to +2 V
AVDD to PVDD	–0.3 V to +2 V
AVDD to DVDD	–0.3 V to +2 V
Digital Inputs Voltage to DGND	DGND – 0.3 V to DVDDIO + 0.3 V
Digital Outputs Voltage to DGND	DGND – 0.3 V to DVDDIO + 0.3 V
Analog Inputs to AGND	AGND – 0.3 V to AVDD + 0.3 V
Maximum Junction	
Temperature (T <sub>J MAX</sub> )	125°C
Storage Temperature Range	−65°C to +150°C
Infrared Reflow Soldering (20 sec)	260°C

### **STRESS RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### PACKAGE THERMAL PERFORMANCE

To reduce power consumption when using the part the user is advised to turn off any unused ADCs .

The junction temperature must always stay below the maximum junction temperature ( $T_{J MAX}$ ) of 125°C. This equation shows how to calculate the junction temperature:

$$T_J = T_{A Max} + (\theta_{JA} \times W_{Max})$$

where:  $T_{A Max} = 85^{\circ}C.$   $\theta_{JA} = 30^{\circ}C/W.$  $W_{Max} = ((AVDD \times IAVDD) + (DVDD \times IDVDD) + (DVDDIO \times IDVDDIO) + (PVDD \times IPVDD)).$ 

### THERMAL SPECIFICATIONS

Table 6.

Thermal Characteristics	Symbol	Test Conditions	Тур	Unit
Junction-to-Case Thermal Resistance	οις	4-layer PCB with solid ground plane	7	°C/W
Junction-to-Ambient Thermal Resistance	$\theta_{JA}$	4-layer PCB with solid ground plane (still air)	30	°C/W

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

#### **Table 7. Pin Function Descriptions**

Pin No.	Mnemonic	Туре	Function
5, 11, 17, 40, 89	DGND	G	Digital Ground.
49, 50, 60, 66	AGND	G	Analog Ground.
6, 18	DVDDIO	Р	Digital I/O Supply Voltage (3.3 V).
12, 39, 90	DVDD	Р	Digital Core Supply Voltage (1.8 V).
63	AVDD	Р	Analog Supply Voltage (3.3 V).
47, 48	PVDD	Р	PLL Supply Voltage (1.8 V).
51	FB	I	Fast Switch Overlay Input. This pin switches between CVBS and RGB analog signals.
54, 56, 58, 72, 74, 76, 53, 55, 57, 71, 73, 75	AIN1 to AIN12	I	Analog Video Input Channels.
42, 41, 28, 27, 26, 25, 23, 22, 10, 9, 8, 7, 94, 93, 92, 91	P2 to P9, P12 to P19	0	Video Pixel Output Port.
44, 43, 21, 20, 45, 34, 33, 32, 31, 30, 29, 24, 14, 13	P0 to P1, P10 to P11, P20 to P21, P22 to P25, P26 to P29	I/O	Video Pixel Input/Output Port.
2, 1, 100, 97, 96, 95, 88, 87, 84, 83	P31 to P40	1	Video Pixel Input Port.

Pin No.	Mnemonic	Туре	Function		
3	ĪNT	0	Interrupt. This pin can be active low or active high. When SDP/CP status bits change, this pin triggers. The set of events that triggers an interrupt is under user control.		
4	HS/CS	0	HS is a Horizontal Synchronization Output Signal (SDP and CP modes). CS is a Digital Composite Synchronization Signal (and can be selected while in CP mode).		
99	VS	0	Vertical Synchronization Output Signal (SDP and CP modes).		
98	FIELD/DE	0	FIELD is a Field Synchronization Output Signal (all interlaced video modes). This pin also can be enabled as a Data Enable signal (DE) in CP mode to allow direct connection to a HDMI/DVI Tx IC.		
81, 19	SDA1, SDA2	I/O	I <sup>2</sup> C Port Serial Data Input/Output Pins. SDA1 is the data line for the control port, and SDA2 is the data line for the VBI readback port.		
82, 16	SCLK1, SCLK2	I	I <sup>2</sup> C Port Serial Clock Input (max clock rate of 400 kHz). SCLK1 is the clock line for the Control port and SCLK2 is the clock line for the VBI data readback port.		
80	ALSB	I	This pin selects the I <sup>2</sup> C address for the ADV7403 control and VBI readback ports. ALSB set to Logic 0 sets the address for a write to control port of 0x40 and the readback address for the VBI port of 0x21. ALSB set to a logic high sets the address for a write to control port of 0x42 and the readback address for the VBI port of 0x23.		
78	RESET	I	System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to reset the ADV7403 circuitry.		
36	LLC1	0	LLC1 is a line-locked output clock for the pixel data (range is 12.825 MHz to 140 MHz for ADV7403KSTZ-140; 12.825 MHz to 110 MHz for ADV7403BSTZ-110.		
38	XTAL	I	Input Pin for 28.63636 MHz crystal, or can be overdriven by an external 3.3 V, 28.63636 MHz clock oscillator source to clock the ADV7403.		
37	XTAL1	0	This pin should be connected to the 28.63636 MHz crystal or left as a no connect if an external 3.3 V 28.63636 MHz clock oscillator source is used to clock the ADV7403. In crystal mode the crystal must be a fundamental crystal.		
46	ELPF	0	The recommend external loop filter must be connected to this ELPF pin.		
70	TEST0	NC	This pin should be left unconnected or alternaltely tie to AGND.		
59	TEST1	0	This pin should be left unconnected.		
15	SFL/SYNC_OUT	0	Subcarrier Frequency Lock (SFL). This pin contains a serial output stream, which can be used to lock the subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder. SYNC_OUT is the sliced sync output signal available only in CP mode.		
64	REFOUT	0	Internal Voltage Reference Output.		
65	CML	0	Common-Mode Level Pin (CML) for the internal ADCs.		
61, 62	CAPY1, CAPY2	1	ADC Capacitor Network.		
68, 69	CAPC1, CAPC2	1	ADC Capacitor Network.		
67	BIAS	0	External Bias Setting Pin. Connect the recommended resistor (1.35 k $\Omega$ ) between pin and ground.		
86	HS_IN/CS_IN	I	Can be configured in CP mode to be either a digital HS input signal or a digital CS input signal used to extract timing in a 5-wire or 4-wire RGB mode.		
85	VS_IN	I	VS Input Signal. Used in CP mode for 5-wire timing mode.		
79	DE_IN	I	Data Enable Input Signal. Used in 24-bit digital input port mode (for example, processing 24-bit RGB data from a DVI Rx IC).		
35	DCLK_IN	I	Clock Input Signal. Used in 24-bit digital input mode (for example, processing 24-bit RGB data from a DVI Rx IC) and also in digital CVBS input mode.		
52	SOG	I	Sync on Green Input. Used in embedded sync mode.		
77	SOY	1	Sync on Luma Input. Used in embedded sync mode.		

## **TIMING DIAGRAMS**





Figure 6. Pixel Port and Control DDR Output Timing (CP Core)



Figure 7. Digital Input Port and Control Input Timing

## **DETAILED FUNCTIONALITY**

### **ANALOG FRONT END**

- Four 140 MHz (ADV7403KSTZ-140), Noise Shaped Video, 12-bit ADCs enable true 10-bit video decoder
- 12 analog input channel mux enables multisource connection without the requirement of an external mux
- Four current and voltage clamp control loops ensure any dc offsets are removed from the video signal
- SCART functionality and SD RGB overlay on CVBS controlled by fast blank input
- Four antialias filters to remove out of band noise on standard definition input video signals.

### SDP PIXEL DATA OUTPUT MODES

- 8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time codes and/or HS, VS, and FIELD
- 16-/20-bit YCrCb with embedded time codes and/or HS, VS, and FIELD
- 24-/30-bit YCrCb with embedded time codes and/or HS, VS, and FIELD

### **CP PIXEL DATA OUTPUT MODES**

- Single data rate (SDR) 8-/10-bit 4:2:2 YCrCb for 525i, 625i
- Single data rate (SDR) 16-/20-bit 4:2:2 YCrCb for all standards
- Single data rate (SDR) 24-/30-bit 4:4:4 YCrCb/RGB for all standards
- Double data rate (DDR) 8-/10-bit 4:2:2 YCrCb for all standards
- Double data rate (DDR) 12-bit 4:4:4 YCrCb/RGB for all standards

### **COMPOSITE AND S-VIDEO PROCESSING**

- Support for NTSC (J, M, 4.43), PAL (B, D, I, G, H, M, N, 60) and SECAM B/D/G/K/L standards in the form of CVBS and S-video
- Superadaptive 2D 5-line comb filters for NTSC and PAL give superior chrominance and luminance separation for composite video
- Full automatic detection and autoswitching of all worldwide standards (PAL/NTSC/SECAM)
- Automatic gain control with white peak mode ensures the video is always processed without loss of the video processing range

- Adaptive digital line length tracking (ADLLT<sup>™</sup>)
- Proprietary architecture for locking to weak, noisy, and unstable sources from VCRs and tuners
- IF filter block compensates for high frequency luma attenuation due to tuner SAW filter
- Chroma transient improvement (CTI)
- Luminance digital noise reduction (DNR)
- Color controls include hue, brightness, saturation, contrast, and Cr and Cb offset controls
- Certified Macrovision copy protection detection on composite and S-video for all worldwide formats (PAL/NTSC/SECAM)
- 4× oversampling (54 MHz) for CVBS, S-video, and YUV modes
- Line-locked clock output (LLC)
- Letterbox detection supported
- Free-run output mode provides stable timing when no video input is present
- Vertical blanking interval data processor
  - TeleText
  - Video Programming System (VPS)
  - Vertical Interval Time Codes (VITC)
  - Closed captioning (CC) and extended data service (EDS)
  - Wide screen signaling (WSS)
  - Copy generation management system (CGMS)
  - Gemstar<sup>T</sup> 1×/2× electronic program guide compatible
- Clocked from a single 28.63636 MHz crystal
- Subcarrier frequency lock (SFL) output for downstream video encoder
- Differential gain typically 0.4%
- Differential phase typically 0.4°

### **COMPONENT VIDEO PROCESSING**

- Formats supported include 525i, 625i, 525p, 625p, 720p, 1080i, and many other HDTV formats
- Automatic adjustments include gain (contrast) and offset (brightness); manual adjustment controls are also supported
- Support for analog component YPrPb/RGB video formats with embedded sync or with separate HS, VS, or CS
- Any-to-any, 3 × 3 color space conversion matrix supports YCrCb-to-RGB and RGB-to-YCrCb
- Standard identification (STDI) enables system level component format detection
- Synchronization source polarity detector (SSPD) determines the source and polarity of the synchronization signals that accompany the input video
- Certified Macrovision copy protection detection on component formats (525i, 625i, 525p, and 625p)
- Free-run output mode provides stable timing when no video input is present
- Arbitrary pixel sampling support for nonstandard video sources

#### **RGB GRAPHICS PROCESSING**

- 140 MSPS conversion rate supports RGB input resolutions up to 1280 × 1024 @ 75 Hz (SXGA); (110 MSPS conversion rate for ADV7403BSTZ-110)
- Automatic or manual clamp and gain controls for graphics modes
- Contrast and brightness controls
- 32-phase DLL allows optimum pixel clock sampling
- Automatic detection of sync source and polarity by SSPD block
- Standard identification is enabled by STDI block
- RGB can be color space converted to YCrCb and decimated to a 4:2:2 format for video centric backend IC interfacing
- Data enable (DE) output signal supplied for direct connection to HDMI/DVI Tx IC
- Arbitrary pixel sampling support for nonstandard video sources

### **DIGITAL VIDEO INPUT PORT**

- Supports raw 8-/10-bit CVBS data from digital tuner
- Support for 24-bit RGB input data from DVI Rx chip, output converted to YCrCb 4:2:2
- Support for 24-bit 4:4:4, 16-/20-bit 4:2:2 525i, 625i, 525p, 625p, 1080i, 720p, VGA to SXGA @ 60 Hz input data from HDMI Rx chip, output converted to 16-bit 4:2:2 YCrCb

#### **GENERAL FEATURES**

- HS, VS, and FIELD output signals with programmable position, polarity, and width
- Programmable interrupt request output pin, INT, signals SDP/CP status changes
- Supports two I<sup>2</sup>C host port interfaces (control and VBI)
- Low power consumption: 1.8 V digital core, 3.3 V analog and digital I/O, low power power-down mode, and green PC mode
- Industrial temperature range (-40°C to +85°C) (ADV7403BSTZ-110)
- 140 MHz speed grade (ADV7403KST-140)
- 100-lead, 14 mm × 14 mm, Pb-free LQFP

### DETAILED DESCRIPTION ANALOG FRONT END

The ADV7403 analog front end comprises four Noise Shaped Video, 12-bit ADCs that digitize the analog video signal before applying it to the SDP or CP (See Table 8 for sampling rates). The analog front end uses differential channels to each ADC to ensure high performance in a mixed-signal application.

The front end also includes a 12-channel input mux that enables multiple video signals to be applied to the ADV7403. Current and voltage clamps are positioned in front of each ADC to ensure that the video signal remains within the range of the converter. Fine clamping of the video signals is performed downstream by digital fine clamping either in the CP or SDP.

Optional antialiasing filters are positioned in front of each ADC. These filters can be used to band-limit standard definition video signals, removing spurious, out-of-band noise.

The ADCs are configured to run in  $4 \times$  oversampling mode when decoding composite and S-video inputs;  $2 \times$  oversampling is performed for component 525i, 625i, 525p, and 625p sources. All other video standards are  $1 \times$  oversampled. Oversampling the video signals reduces the cost and complexity of external anti-aliasing filters with the benefit of an increased signal-tonoise ratio (SNR).

The ADV7403 can support simultaneous processing of CVBS and RGB standard definition signals to enable SCART compatibility and overlay functionality. A combination of CVBS and RGB inputs can be mixed and output under control of I<sup>2</sup>C registers and the fast blank pin.

#### **Table 8: Maximum ADC Sampling Rates**

Model	Maximum ADC Sampling Rate
ADV7403BSTZ-110	110 MHz
ADV7403KSTZ-140	140MHz

### STANDARD DEFINITION PROCESSOR

The SDP section is capable of decoding a large selection of baseband video signals in composite S-video and YUV formats. The video standards supported by the SDP include PAL B/D/I/G/H, PAL60, PAL M, PAL N, NTSC M/J, NTSC 4.43, and SECAM B/D/G/K/L. The ADV7403 can automatically detect the video standard and process it accordingly.

The SDP has a 5-line super adaptive 2-D comb filter that gives superior chrominance and luminance separation when decoding a composite video signal. This highly adaptive filter automatically adjusts its processing mode according to video standard and signal quality with no user intervention required. The SDP has an IF filter block that compensates for attenuation in the high frequency luma spectrum due to tuner SAW filter. The SDP has specific luminance and chrominance parameter control for brightness, contrast, saturation, and hue.

The ADV7403 implements a patented adaptive-digital-linelength-tracking (ADLLT) algorithm to track varying video line lengths from sources such as a VCR. ADLLT enables the ADV7403 to track and decode poor quality video sources such as VCRs, noisy sources from tuner outputs, VCD players, and camcorders. The SDP also contains a chroma transient improvement (CTI) processor. This processor increases the edge rate on chroma transitions, resulting in a sharper video image.

The SDP can process a variety of VBI data services, such as TeleText, closed captioning (CC), wide screen signaling (WSS), video programming system (VPS), vertical interval time codes (VITC), copy generation management system (CGMS), Gemstar  $1\times/2\times$ , and extended data service (XDS). The ADV7403 SDP section has a Macrovision 7.1 detection circuit that allows it to detect Types I, II, and III protection levels. The decoder is also fully robust to all Macrovision signal inputs.

### **COMPONENT PROCESSOR**

The CP section is capable of decoding/digitizing a wide range of component video formats in any color space. Component video standards supported by the CP are 525i, 625i, 525p, 625p, 720p, 1080i, 1250i, VGA up to SXGA @ 75 Hz, (ADV7403KSTZ-140 only) and many other standards not listed here.

The CP section of the ADV7403 contains an AGC block. When no embedded sync is present, the video gain can be set manually. The AGC section is followed by a digital clamp circuit that ensures the video signal is clamped to the correct blanking level. Automatic adjustments within the CP include gain (contrast) and offset (brightness); manual adjustment controls are also supported.

A fully programmable any-to-any,  $3 \times 3$  color space conversion matrix is placed between the analog front end and the CP section. This enables YPrPb-to-RGB and RGB-to-YCrCb conversions. Many other standards of color space can be implemented using the color space converter.

The output section of the CP is highly flexible. It can be configured in single data rate mode (SDR) with one data packet per clock cycle or in a double data rate (DDR) mode where data is presented on the rising and falling edges of the clock. In SDR mode, a 16-/20-bit 4:2:2 or 24-/30-bit 4:4:4 output is possible. In these modes, HS, VS, and FIELD/DE (where applicable) timing reference signals are provided. In DDR mode, the ADV7403 can be configured in an 8-/10-bit 4:2:2 YcrCb or 12-bit 4:4:4 RGB/ YcrCb pixel output interface with corresponding timing signals.

The ADV7403 is capable of supporting an external DVI/ HDMI receiver. The digital interface expects 24-bit 4:4:4 or 16-/20-bit 4:2:2 bit data (either graphics RGB or component video YcrCb), accompanied by HS, VS, DE, and a fully synchronous clock signal. The data is processed in the CP and output as 16-bit 4:2:2 YcrCb data.

The CP section contains circuitry to enable the detection of Macrovision encoded YPrPb signals for 525i, 625i, 525p, and 625p. It is designed to be fully robust when decoding these types of signals. VBI extraction of CGMS data is performed by the CP section of the ADV7403 for interlaced, progressive, and high definition scanning rates. The data extracted can be read back over the I<sup>2</sup>C interface. For more detailed product information about the ADV7403, contact your local ADI sales office or email video.products@analog.com.

## **PIXEL INPUT/OUTPUT FORMATTING**

 Table 9. SDP, CP Pixel Input/Output Pin Map (P19 to P0)

Processor, Format, and Mode		Pixel Port Pins P[19:0]																				
		19	18	17	16	15	14	13	12	11	10	9	8	7	e	5 5	5	4	3	2	1	0
SDP	Video out, 8-bit, 4:2:2		•		YcrCb	<b>[7:0]</b> c	DUT			-	-	-	-		-	-	-	-	-	-	-	-
SDP	Video out, 10-bit, 4:2:2				YcrCb	[ <b>9:0</b> ] (	DUT					-	-		-	-	-	-	-	-	-	-
SDP	Video out, 16-bit, 4:2:2	Y[7:0] <sub>OUT</sub>							CrCb[7:0] <sub>OUT</sub> -									-				
SDP	Video out, 20-bit, 4:2:2				Y[9	:0] <sub>OUT</sub>									Cr	Cb[9:0	<b>)</b> ] <sub>ОUT</sub>					
SDP	Video out, 24-bit, 4:4:4				Y[7	:0] <sub>OUT</sub>				-	-				C	[7:0]	OUT				-	-
SDP	Video out, 30-bit, 4:4:4				Y[9	<b>:0</b> ]оит									C	[9:0]	OUT					
SM-SDP	Digital tuner input[1]				Outp	out ch	oices	are th	ne san	ne as v	/ideo	out 1	6-/20	-bit	or pse	eudo 8	8-/10	-bit [	DDR			
СР	8-bit, 4:2:2, DDR	D7	D6	D5	D4	D3	D2	D1	D0	-	-	-		-	-	-	-	-	-	-	-	-
СР	10-bit, 4:2:2, DDR	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	-		-	-	-	-	-	-	-	-	-
СР	12-bit, 4:4:4, RGB DDR	D7	D6	D5	D4	D3	D2	D1	D0	-	-	D11	D	10	D9	D8	-	-	-	-	-	-
СР	Video out, 16-bit, 4:2:2		CHA[7:0] <sub>OUT</sub> (for example, Y[7:0]) -					-	(	CHB/C[7:0] <sub>OUT</sub> (for example, Cr/Cb[7:0])									-			
СР	Video out, 20-bit, 4:2:2	CHA[9:0] <sub>OUT</sub> (for example, Y[9:0]) CHB/C[9:0] <sub>OUT</sub> (for example, Cr/Cb[9:0])							0])													
СР	Video out, 24-bit, 4:4:4	CHA[7:0] <sub>OUT</sub> (for example, G[7:0]) CHB[7:0] <sub>OUT</sub> (for example, B[7:0])								-	-											
СР	Video out, 30-bit, 4:4:4		СНА	[ <b>9:0]</b> o	UT (for	exam	nple, C	5[9:0])					CF	1B[9:	:0] <sub>ОUT</sub>	(for ex	amp	le, B	[9:0])			
SM-CP	HDMI receiver support, 24-bit, 4:4:4 input		CHA	.[ <b>7:0</b> ]o	υτ (for	exan	nple, N	<i>(</i> [7:0])		R[5	5:4] <sub>IN</sub>	(	CHB/C	[7:0	)] <sub>ОUT</sub> (f	or exa	Imple	e, Cr	′Cb[7:	0])	R[1	:0] <sub>IN</sub>
SM-CP	HDMI receiver support 16-bit pass-through		CHA	.[ <b>7:0</b> ]o	UT (for	exan	ple, ۱	([7:0])		-	-	(	CHB/C	[7:0	)] <sub>ОUT</sub> (f	or exa	imple	e, Cr	′Cb[7:	0])	-	-
SM-CP	HDMI receiver support, 20-bit, pass-through	CHA[9:0] <sub>OUT</sub> (for example, Y[9:0]) CHB/C[9:0] <sub>OUT</sub> (for example, Cr						e, Cr,	′Cb[9:	0])		<u>.</u>										

Processo	or, Format,							F	Pixel F	ort P	ins P[4	40:31	], P[2	9:20	]						
and Mod	le	40	39	38	37	36	35	34	33	32	31	29	28	27	26	25	24	23	22	21	20
SDP	Video out, 8-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SDP	Video out, 10-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SDP	Video out, 16-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SDP	Video out, 20-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
SDP	Video out, 24-bit, 4:4:4	Cr[7:0]оит						•		-	-										
SDP	Video out, 30-bit, 4:4:4	-	-	-	-	-	-	-	-	-	-	Сг[9:0]оυт						_			
SM-SDP	Digital tuner input[1]		•		DCV	BS[9:0	]in	•		•	•	-	-	-	-	-	-	-	-	-	-
СР	8-bit, 4:2:2, DDR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
СР	10-bit, 4:2:2, DDR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
СР	12-bit, 4:4:4, RGB DDR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
СР	Video out, 16-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
СР	Video out, 20-bit, 4:2:2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
СР	Video out, 24-bit, 4:4:4 input	-							-	CHC[7:0] <sub>OUT</sub> (for example, R[7:0])											
СР	Video out, 30-bit, 4:4:4 input	-	-	-	-	-	-	-	-	-	-		CHC	[ <b>9:0</b> ]o	υт <b>(fo</b> i	r exar	nple,	R[9:0	])		
SM-CP	HDMI receiver support, 24-bit, 4:4:4 input		G[7:0] <sub>IN</sub>						R[7	7:6] <sub>IN</sub>	B[7:0] <sub>IN</sub> R[3:2] <sub>II</sub>							:2] <sub>IN</sub>			
SM-CP	HDMI receiver support, 16-bit, pass-through	CHA[7:0] <sub>IN</sub> (for example, Y[7:0]) CHB/C[7:0] <sub>IN</sub> (for example, Cr/Cb[7:0])							-	-											
SM-CP	HDMI receiver support, 20-bit, pass-through		CHA[9:0]ℕ(for example, Y[9:0])							C	HB/C[	9:0]IN	(for e	xamp	ole, Cr	/Cb[9	9:0])				

### Table 10. SDP, CP Pixel Input/Output Pin Map (P40 to P20)

# RECOMMENDED EXTERNAL LOOP FILTER COMPONENTS

The external loop filter components for the ELPF pin should be placed as close as possible to the respective pins. Figure 8 shows the recommended component values.



Figure 8. ELPF Components

## **TYPICAL CONNECTION DIAGRAM**



### **OUTLINE DIMENSIONS**



Figure 10. 100-Lead Low Profile Quad Flat Package [LQFP] (ST-100) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADV7403BSTZ-110 <sup>2</sup>	-40°C to +85°C	100-Lead Low Profile Quad Flat Package (LQFP)	ST-100
ADV7403KSTZ-140 <sup>2</sup>	0°C to 70°C	100-Lead Low Profile Quad Flat Package (LQFP)	ST-100
EVAL-ADV7403EBM		Evaluation board	

<sup>1</sup> The ADV7403 is a Pb-free, environmentally friendly product. It is manufactured using the most up-to-date materials and processes. The coating on the leads of each device is 100% pure Sn electroplate. The device is suitable for Pb-free applications, and is able to withstand surface-mount soldering at up to 255°C (±5°C). In addition, it is backward-compatible with conventional SnPb soldering processes. This means that the electroplated Sn coating can be soldered with SnPb solder pastes at conventional reflow temperatures of 220°C to 235°C.

 $^{2}$  Z = Pb-free part.

# NOTES

# NOTES

# NOTES

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05431–0–9/05(SpA)



www.analog.com

Rev. SpA | Page 24 of 24