

Dual-Channel, 5 kV Isolators with Integrated DC-to-DC Converter

Data Sheet

ADuM6200/ADuM6201/ADuM6202

FEATURES

isoPower integrated, isolated dc-to-dc converter Regulated 5 V or 3.3 V output Up to 400 mW output power Dual dc-to-25 Mbps (NRZ) signal isolation channels 16-lead SOIC wide body package version 16-lead SOIC wide body enhanced creepage version High temperature operation: 105°C maximum Safety and regulatory approvals UL recognition 5000 V rms for 1 minute per UL 1577 CSA Component Accentance Notice #5A

CSA Component Acceptance Notice #5A IEC 60601-1: 250 V rms, 8 mm package (RI-16-1) IEC 60950-1: 400 V rms, 8 mm package (RI-16-1) VDE certificate of conformity (RW-16) IEC 60747-5-2 (VDE 0884 Part 2):2003-01 V_{IORM} = 846 V peak VDE certificate of conformity, 8 mm package (RI-16-1) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

V_{IORM} = 846 V peak

APPLICATIONS

RS-232/RS-422/RS-485 transceivers Industrial field bus isolation Isolated sensor interfaces Industrial PLCs

GENERAL DESCRIPTION

The ADuM6200/ADuM6201/ADuM6202¹ are dual-channel digital isolators with *iso*Power[®], an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler[®] technology, the dc-to-dc converter provides up to 400 mW of regulated, isolated power at either 5.0 V or 3.3 V from a 5.0 V input supply, or at 3.3 V from a 3.3 V supply at the power levels shown in Table 1. These devices eliminate the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The *i*Coupler chip scale transformer technology is used to isolate the logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The ADuM6200/ADuM6201/ADuM6202 isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide for more information).

*iso*Power uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for board layout recommendations.





NC = NO CONNECT









Table	1.	P	ower	Levels	\$
-------	----	---	------	--------	----

Input Voltage (V)	Output Voltage (V)	Output Power (mW)
5.0	5.0	400
5.0	3.3	330
3.3	3.3	132

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329; other patents are pending.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2010-2012 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features
Applications1
General Description1
Functional Block Diagrams1
Revision History 2
Specifications
Electrical Characteristics—5 V Primary Input Supply/ 5 V Secondary Isolated Supply
Electrical Characteristics—3.3 V Primary Input Supply/ 3.3 V Secondary Isolated Supply
Electrical Characteristics—5 V Primary Input Supply/ 3.3 V Secondary Isolated Supply
Package Characteristics7
Regulatory Information 8
Insulation and Safety-Related Specifications
Insulation Characteristics9
Recommended Operating Conditions
Absolute Maximum Ratings10
ESD Caution10

REVISION HISTORY

6/12—Rev. B to Rev. C

Created Hyperlink for Safety and Regulatory Approvals	
Entry in Features Section	1
Changes to Table 15	8
Changes to Insulation Characteristics Section	9

8/11-Rev. A to Rev. B

Change to Features Section	1
Changes to Table 15	. 8

8/11—Rev. 0 to Rev. A

Added 16-Lead SOIC (RI-16-1) Package	Universal
Changes to Features Section	1
Changes to Table 15 and Table 16	8
Changes to Table 20	10

10/10—Revision 0: Initial Version

Pin Configurations and Function Descriptions	11
Truth Table	13
Typical Performance Characteristics	14
Terminology	17
Applications Information	18
PCB Layout	18
Start-Up Behavior	18
EMI Considerations	19
Propagation Delay Parameters	19
DC Correctness and Magnetic Field Immunity	19
Power Consumption	20
Current-Limit and Thermal Overload Protection	21
Power Considerations	21
Thermal Analysis	22
Increasing Available Power	22
Insulation Lifetime	23
Outline Dimensions	24
Ordering Guide	25

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

Typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{SEL} = V_{ISO} = 5$ V. Minimum/maximum specifications apply over the entire recommended operation range, which is 4.5 V $\leq V_{DD1}$, V_{SEL} , $V_{ISO} \leq 5.5$ V, and -40° C $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}	4.7	5.0	5.4	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	V _{ISO(LINE)}		1		mV/V	$I_{ISO} = 40 \text{ mA}, V_{DD1} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$
Load Regulation	V _{ISO(LOAD)}		1	5	%	$I_{ISO} = 8 \text{ mA to } 72 \text{ mA}$
Output Ripple	V _{ISO(RIP)}		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu\text{F} 10 \ \mu\text{F}$, $I_{ISO} = 72 \ \text{mA}$
Output Noise	V _{ISO(NOISE)}		200		mV p-p	$C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 72 \ mA$
Switching Frequency	f _{osc}		180		MHz	
PWM Frequency	f _{PWM}		625		kHz	
Output Supply Current	I _{ISO(MAX)}	80			mA	$V_{ISO} > 4.5 V$
Efficiency at I _{ISO(MAX)}			32		%	$I_{ISO} = 80 \text{ mA}$
I _{DD1} , No V _{ISO} Load	I _{DD1(Q)}		10	26	mA	
I _{DD1} , Full V _{ISO} Load	I _{DD1(MAX)}		290		mA	

Table 2. DC-to-DC Converter Static Specifications

Table 3. DC-to-DC Converter Dynamic Specifications

		1 Mbp	1 Mbps—A or C Grade		1 Mbps—A or C Grade 25 Mbps—C Grade				Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Мах	Unit	Comments
SUPPLY CURRENT									
Input	I _{DD1(D)}								
ADuM6200			9			34		mA	No V _{ISO} load
ADuM6201			10			38		mA	No V _{ISO} load
ADuM6202			11			41		mA	No V _{ISO} load
Available to Load	I _{ISO(LOAD)}								
ADuM6200			80			74		mA	
ADuM6201			80			72		mA	
ADuM6202			80			70		mA	

Table 4. Switching Specifications

			A Grade		ade C Grade				Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Comments
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		55	100		45	60	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t _{PSK}			50			15	ns	Between any two units
Channel Matching									
Codirectional ¹	t _{PSKCD}			50			6	ns	
Opposing Directional ²	t _{PSKOD}			50			15	ns	

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

ADuM6200/ADuM6201/ADuM6202

Table 5. Input and Output Cha	1 acter istic	3				-
						Test Conditions/
Parameter	Symbol	Min	Тур	Max	Unit	Comments
DC SPECIFICATIONS						
Logic High Input Threshold	V _{IH}	$0.7 \times V_{ISO}$ or $0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V _{IL}			$0.3 \times V_{\text{ISO}} \text{ or } 0.3 \times V_{\text{DD1}}$	V	
Logic High Output Voltages	V _{OH}	$V_{\text{DD1}} - 0.3 \text{ or } V_{\text{ISO}} - 0.3$	5.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
		$V_{DD1} - 0.5 \text{ or } V_{ISO} - 0.5$	4.8		V	$I_{0x} = -4 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	V _{OL}		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$
Undervoltage Lockout	UVLO					V _{DD1} , V _{ISO} supplies
Positive-Going Threshold	V _{UV+}		2.7		V	
Negative-Going Threshold	V _{UV-}		2.4		V	
Hysteresis	V _{UVH}		0.3		V	
Input Currents per Channel	I,	-20	+0.01	+20	μΑ	$0 V \le V_{lx} \le V_{DD1}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ¹	CM	25	35		kV∕µs	$V_{lx} = V_{DD1}$ or V_{ISO} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	f _r		1.0		Mbps	

Table 5. Input and Output Characteristics

¹ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.7 \times V_{DD1}$ or $0.7 \times V_{SD}$ for a high input or $V_0 < 0.3 \times V_{DD1}$ or $0.3 \times V_{SD}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

Typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{ISO} = 3.3 \text{ V}$, $V_{SEL} = \text{GND}_{ISO}$. Minimum/maximum specifications apply over the entire recommended operation range, which is $3.0 \text{ V} \le V_{DD1}$, V_{SEL} , $V_{ISO} \le 3.6 \text{ V}$, and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}	3.0	3.3	3.6	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	V _{ISO(LINE)}		1		mV/V	$I_{ISO} = 20 \text{ mA}, V_{DD1} = 3.0 \text{ V to } 3.6 \text{ V}$
Load Regulation	$V_{ISO(LOAD)}$		1	5	%	I _{ISO} = 4 mA to 36 mA
Output Ripple	V _{ISO(RIP)}		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F \parallel 10 \ \mu F$, $I_{ISO} = 36 \ mA$
Output Noise	V _{ISO(NOISE)}		130		mV p-p	$C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 36 \ mA$
Switching Frequency	f _{osc}		180		MHz	
PWM Frequency	f _{PWM}		625		kHz	
Output Supply Current	I _{ISO(MAX)}	40			mA	$V_{ISO} > 3 V$
Efficiency at I _{ISO(MAX)}			29		%	$I_{ISO} = 40 \text{ mA}$
I _{DD1} , No V _{ISO} Load	I _{DD1(Q)}		10	17	mA	
I _{DD1} , Full V _{ISO} Load	I _{DD1(MAX)}		175		mA	

Table 6. DC-to-DC Converter Static Specifications

Table 7. DC-to-DC Converter Dynamic Specifications

		1 Mbps—A or C Grade			25 Mbps—C Grade				Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Comments
SUPPLY CURRENT									
Input	I _{DD1(D)}								
ADuM6200			6			23		mA	No V _{ISO} load
ADuM6201			7			25		mA	No V _{ISO} load
ADuM6202			8			27		mA	No V _{ISO} load
Available to Load	I _{ISO(LOAD)}								
ADuM6200			40			36		mA	
ADuM6201			40			35		mA	
ADuM6202			40			34		mA	

Table 8. Switching Specifications

			A Grad	e		C Grad	e		Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Comments
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		60	100		45	65	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t _{PSK}			50			45	ns	Between any two units
Channel Matching									
Codirectional ¹	t _{PSKCD}			50			6	ns	
Opposing Directional ²	t _{PSKOD}			50			15	ns	

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

Table 9. Input and Output Characteristics

						Test Conditions/
Parameter	Symbol	Min	Тур	Мах	Unit	Comments
DC SPECIFICATIONS						
Logic High Input Threshold	V _{IH}	$0.7 \times V_{ISO}$ or $0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V _{IL}			$0.3 imes V_{ISO}$ or $0.3 imes V_{DD1}$	V	
Logic High Output Voltages	V _{OH}	$V_{DD1} - 0.3 \text{ or } V_{ISO} - 0.3$	3.3		V	$I_{Ox} = -20 \ \mu A$, $V_{Ix} = V_{IxH}$
		$V_{DD1} - 0.5 \text{ or } V_{ISO} - 0.5$	3.1		V	$I_{0x} = -4 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	V _{OL}		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.0	0.4	V	$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$
Undervoltage Lockout	UVLO					V _{DD1} , V _{ISO} supplies
Positive-Going Threshold	V _{UV+}		2.7		V	
Negative-Going Threshold	V _{UV-}		2.4		V	
Hysteresis	V _{UVH}		0.3		V	
Input Currents per Channel	I,	-20	+0.01	+20	μΑ	$0 V \le V_{ix} \le V_{DD1}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ¹	CM	25	35		kV∕µs	$V_{lx} = V_{DD1}$ or V_{ISO} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Refresh Rate	f _r		1.0		Mbps	

¹ |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.7 \times V_{DD1}$ or $0.7 \times V_{SO}$ for a high input or $V_0 < 0.3 \times V_{DD1}$ or $0.3 \times V_{SO}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ADuM6200/ADuM6201/ADuM6202

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

Typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = 5.0$ V, $V_{ISO} = 3.3$ V, $V_{SEL} = GND_{ISO}$. Minimum/maximum specifications apply over the entire recommended operation range, which is $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $3.0 \text{ V} \le V_{ISO} \le 3.6 \text{ V}$, and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 10. DC-to-DC Converter Static Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}	3.0	3.3	3.6	V	$I_{ISO} = 0 \text{ mA}$
Line Regulation	V _{ISO(LINE)}		1		mV/V	$I_{ISO} = 50 \text{ mA}, V_{DD1} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$
Load Regulation	V _{ISO(LOAD)}		1	5	%	$I_{ISO} = 6 \text{ mA to } 54 \text{ mA}$
Output Ripple	V _{ISO(RIP)}		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu\text{F} 10 \ \mu\text{F}$, $I_{ISO} = 90 \ \text{mA}$
Output Noise	V _{ISO(NOISE)}		130		mV p-p	$C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 90 \ mA$
Switching Frequency	f _{osc}		180		MHz	
PWM Frequency	f _{PWM}		625		kHz	
Output Supply Current	I _{ISO(MAX)}	100			mA	$V_{ISO} > 3 V$
Efficiency at I _{ISO(MAX)}			25		%	$I_{ISO} = 100 \text{ mA}$
I _{DD1} , No V _{ISO} Load	I _{DD1(Q)}		7	13	mA	
I _{DD1} , Full V _{ISO} Load	I _{DD1(MAX)}		230		mA	

Table 11. DC-to-DC Converter Dynamic Specifications

		1 Mb	ps—A or	C Grade	25	25 Mbps—C Grade			Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Мах	Unit	Comments
SUPPLY CURRENT									
Input	I _{DD1(D)}								
ADuM6200			6			22		mA	No V _{ISO} load
ADuM6201			6			23		mA	No V _{ISO} load
ADuM6202			6			24		mA	No V _{ISO} load
Available to Load	I _{ISO(LOAD)}								
ADuM6200			100			96		mA	
ADuM6201			100			95		mA	
ADuM6202			100			94		mA	

Table 12. Switching Specifications

			A Grad	e		C Grad	e		Test Conditions/
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Comments
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}		60	100		45	65	ns	50% input to 50% output
Pulse Width Distortion	PWD			40			6	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature						5		ps/°C	
Pulse Width	PW	1000			40			ns	Within PWD limit
Propagation Delay Skew	t _{PSK}			50			15	ns	Between any two units
Channel Matching									
Codirectional ¹	t _{PSKCD}			50			6	ns	
Opposing Directional ²	t _{PSKOD}			50			15	ns	

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	$\begin{array}{c} 0.7 \times V_{\text{ISO}} \text{ or} \\ 0.7 \times V_{\text{DD1}} \end{array}$			V	
Logic Low Input Threshold	VIL			$0.3 \times V_{ISO} \text{ or}$ $0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V _{он}	$\begin{array}{l} V_{\text{DD1}}-0.3 \text{ or} \\ V_{\text{ISO}}-0.3 \end{array}$	$V_{\text{DD1}} \text{ or } V_{\text{ISO}}$		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
		$\begin{array}{l} V_{\text{DD1}}-0.5 \text{ or} \\ V_{\text{ISO}}-0.5 \end{array}$	$V_{DD1} - 0.2 \text{ or}$ $V_{ISO} - 0.2$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Vol		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$, $V_{Ix} = V_{IxL}$
			0.0	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout	UVLO					V _{DD1} , V _{ISO} supplies
Positive-Going Threshold	V_{UV+}		2.7		V	
Negative-Going Threshold	V _{UV-}		2.4		V	
Hysteresis	VUVH		0.3		V	
Input Currents per Channel	h	-20	+0.01	+20	μΑ	$0 \ V \leq V_{lx} \leq V_{DD1}$
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ¹	CM	25	35		kV/µs	$V_{Ix} = V_{DD1} \text{ or } V_{ISO}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr		1.0		Mbps	

Table 13 Input and Output Characteristics

¹ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.7 \times V_{DD1}$ or $0.7 \times V_{SO}$ for a high input or $V_0 < 0.3 \times V_{DD1}$ or $0.3 \times V_{SO}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

PACKAGE CHARACTERISTICS

Table 14.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
RESISTANCE AND CAPACITANCE						
Resistance (Input-to-Output) ¹	RI-O		10 ¹²		Ω	
Capacitance (Input-to-Output) ¹	CI-O		2.2		pF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	θ _{JA}		45		°C/W	Thermocouple is located at the center of the package underside; test conducted on a 4-layer board with thin traces ³
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS _{SD}		150		°C	T _J rising
Thermal Shutdown Hysteresis	TS _{SD-HYS}		20		°C	

¹ This device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together. ² Input capacitance is from any input data pin to ground.

³ Refer to the Thermal Analysis section for thermal model definitions.

REGULATORY INFORMATION

The ADuM6200/ADuM6201/ADuM6202 are approved by the organizations listed in Table 15. Refer to Table 20 and the Insulation Lifetime section for more information about the recommended maximum working voltages for specific cross-insulation waveforms and insulation levels.

UL ¹	CSA	VDE
Recognized under UL 1577 component	Approved under CSA Component Acceptance Notice #5A	RW-16 package: ²
recognition program		Certified according to IEC 60747-5-2 (VDE 0884 Part 2):2003-01
		Basic insulation, 846 V peak
Single protection, 5000 V rms isolation voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage	RI-16-1 package: ³ Certified according to DIN V VDE V
		0884-10 (VDE V 0884-10):2006-12 Reinforced insulation, 846 V peak
	RW-16 package:	
	Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage	
	Reinforced insulation per IEC 60601-1, 125 V rms (176 V peak) maximum working voltage	
	RI-16-1 package:	
	Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	
	Reinforced insulation per IEC 60601-1, 250 V rms (353 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM6200/ADuM6201/ADuM6202 is proof-tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec (current leakage detection limit = 15 μA).

² In accordance with EC 60747-5-2 (VDE 0884 Part 2):2003-01, each ADuM6200/ADuM6201/ADuM6202 in the RW-16 package is proof-tested by applying an insulation test voltage ≥ 1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (*) marking branded on the component designates IEC 60747-5-2 (VDE 0884 Part 2):2003-01 approval.

³ In accordance with DIN V VDE V 0884-10 (VDE V 0884-10):2006-12, each ADuM6200/ADuM6201/ADuM6202 in the RI-16-1 package is proof-tested by applying an insulation test voltage ≥ 1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (*) marking branded on the component designates DIN V VDE V 0884-10):2006-12 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 16.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	8.0	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)			Measured from input terminals to output terminals, shortest distance path along body
RW-16 Package		7.6	mm	
RI-16-1 Package		8.3 min	mm	
Minimum Internal Distance (Internal Clearance)		0.017 min	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	V	DIN IEC 112/VDE 0303, Part 1
Material Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

_ ..

INSULATION CHARACTERISTICS

IEC 60747-5-2 (VDE 0884 Part 2):2003-01 and DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking branded on the components designates IEC 60747-5-2 (VDE 0884 Part 2):2003-01 or DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 approval.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 300 V rms			l to IV	
For Rated Mains Voltage ≤ 450 V rms			l to ll	
For Rated Mains Voltage ≤ 600 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	846	V peak
Input-to-Output Test Voltage				
Method b1	$V_{IORM} \times 1.875 = V_{PR'}$ 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{pr}	1590	V peak
Method a		V _{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1375	V peak
After Input and/or Safety Tests Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 sec	V _{IOTM}	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 5)			
Case Temperature		Ts	150	°C
Side 1 Current (I _{DD1})		I _{S1}	555	mA
Insulation Resistance at T _s	$V_{10} = 500 V$	Rs	>109	Ω

Thermal Derating Curve



Figure 5. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN EN 60747-5-2

RECOMMENDED OPERATING CONDITIONS

Table 18.	•
-----------	---

Parameter	Symbol	Min	Max	Unit	Test Conditions/Comments
TEMPERATURE					
Operating Temperature	T _A	-40	+105	°C	Operation at 105°C requires reduction of the maximum load current as specified in Table 19
SUPPLY VOLTAGES					Each voltage is relative to its respective ground
$V_{DD1} @ V_{SEL} = 0 V$	V _{DD1}	3.0	5.5	V	
$V_{DD1} @ V_{SEL} = V_{ISO}$	V _{DD1}	4.5	5.5	V	

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 19.

Parameter	Rating
Storage Temperature (T _{st})	–55°C to +150°C
Ambient Operating Temperature (T _A)	–40°C to +105°C
Supply Voltages (V _{DD1} , V _{ISO}) ¹	–0.5 V to +7.0 V
Input Voltage ($V_{IA'} V_{IB}, V_{E1}, V_{E2}, V_{SEL'}$ RC _{IN} , RC _{SEL}) ^{1, 2}	-0.5 V to V _{DDI} + 0.5 V
Output Voltage (V _{OA} , V _{OB}) ^{1, 2}	-0.5 V to V _{DDO} + 0.5 V
Average Output Current per Pin ³	–10 mA to +10 mA
Common-Mode Transients ⁴	–100 kV/µs to +100 kV/µs

¹ Each voltage is relative to its respective ground.

 2 V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PCB Layout section.

³ See Figure 5 for maximum rated current values for various temperatures.
 ⁴ Refers to common-mode transients across the isolation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Table 20. Maximum Continuous Working Voltage¹

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Tuble 20. Maximum Continuous	Tuble 20. Maximum Continuous Working Voltage							
Parameter	Max	Unit	Applicable Certification					
AC Voltage, Bipolar Waveform	424	V peak	All certifications, 50-year operation					
AC Voltage, Unipolar Waveform								
Basic Insulation	600	V peak						
Reinforced Insulation	565	V peak	Working voltage per IEC 60950-1					
DC Voltage								
Basic Insulation	600	V peak						
Reinforced Insulation	565	V peak	Working voltage per IEC 60950-1					

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Table 21. ADuM6200 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND ₁	Ground Reference for the Primary Side of the Isolator. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	RC _{IN}	Regulation Control Input. This pin must be connected to the RC _{OUT} pin of a master <i>iso</i> Power device or tied low. This pin must not be tied high if RC _{SEL} is low; this combination causes excessive voltage on the secondary side of the isolator, damaging the ADuM6200 and possibly the devices that it powers.
б	RC _{SEL}	Control Input. Determines self-regulation mode (RC _{SEL} high) or slave mode (RC _{SEL} low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7, 12	NC	No Internal Connection.
9, 15	GND _{ISO}	Ground Reference for the Secondary Side of the Isolator. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10	V _{E2}	Data Enable Input. When this pin is high or not connected, the secondary outputs are active; when this pin is low, the outputs are in a high-Z state.
11	V _{SEL}	Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. In slave regulation mode, this pin has no function.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
16	V _{ISO}	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.



 Table 22. ADuM6201 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND ₁	Ground Reference for the Primary Side of the Isolator. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	VIA	Logic Input A.
4	V _{ob}	Logic Output B.
5	RC _{IN}	Regulation Control Input. This pin must be connected to the RC _{OUT} pin of a master <i>iso</i> Power device or tied low. This pin must not be tied high if RC _{SEL} is low; this combination causes excessive voltage on the secondary side of the isolator, damaging the ADuM6201 and possibly the devices that it powers.
6	RC _{SEL}	Control Input. Determines self-regulation mode (RC _{SEL} high) or slave mode (RC _{SEL} low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7	V _{E1}	Data Enable Input. When this pin is high or not connected, the primary output is active; when this pin is low, the output is in a high-Z state.
9, 15	GND _{ISO}	Ground Reference for the Secondary Side of the Isolator. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10	V _{E2}	Data Enable Input. When this pin is high or not connected, the secondary output is active; when this pin is low, the output is in a high-Z state.
11	V _{SEL}	Output Voltage Selection. When $V_{SEL} = V_{ISO'}$ the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO'}$ the V_{ISO} setpoint is 3.3 V. In slave regulation mode, this pin has no function.
12	NC	No Internal Connection.
13	V _{IB}	Logic Input B.
14	V _{OA}	Logic Output A.
16	V _{ISO}	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.



Table 23. ADuM6202 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Primary Supply Voltage, 3.0 V to 5.5 V.
2, 8	GND ₁	Ground Reference for the Primary Side of the Isolator. Pin 2 and Pin 8 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
3	V _{OA}	Logic Output A.
4	V _{OB}	Logic Output B.
5	RC _{IN}	Regulation Control Input. This pin must be connected to the RC _{OUT} pin of a master <i>iso</i> Power device or tied low. This pin must not be tied high if RC _{SEL} is low; this combination causes excessive voltage on the secondary side of the isolator, damaging the ADuM6202 and possibly the devices that it powers.
6	RC _{SEL}	Control Input. Determines self-regulation mode (RC _{SEL} high) or slave mode (RC _{SEL} low), allowing external regulation. This pin is weakly pulled to the high state. In noisy environments, tie this pin either high or low.
7	V _{E1}	Data Enable Input. When this pin is high or not connected, the primary outputs are active; when this pin is low, the outputs are in a high-Z state.
9, 15	GND _{ISO}	Ground Reference for the Secondary Side of the Isolator. Pin 9 and Pin 15 are internally connected to each other, and it is recommended that both pins be connected to a common ground.
10, 12	NC	No Internal Connection.
11	V _{SEL}	Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. In slave regulation mode, this pin has no function.
13	V _{IB}	Logic Input B.
14	V _{IA}	Logic Input A.
16	V _{ISO}	Secondary Supply Voltage. Output for secondary side isolated data channels and external loads.

TRUTH TABLE

Table 24. Power Control Truth Table (Positive Logic)

RC _{sel} Input	RC _⊪ Input	V _{sEL} Input	V _{DD1} Input ¹	V _{iso} Output	Operation
High	Х	High	5 V	5 V	Self-regulation mode, normal operation
High	Х	Low	5 V	3.3 V	Self-regulation mode, normal operation
High	Х	Low	3.3 V	3.3 V	Self-regulation mode, normal operation
High	Х	High	3.3 V	5 V	This supply configuration is not recommended due to extremely poor efficiency
Low	High	Х	Х	Х	Part runs at maximum open-loop voltage; damage can occur
Low	Low	Х	Х	0 V	Power supply disabled
Low	RC _{OUT(EXT)}	Х	X ¹	Х	Slave mode; RC _{OUT(EXT)} supplied by a master <i>iso</i> Power device

 $^{1}V_{DD1}$ must be common between all *iso* Power devices being regulated by a master *iso* Power part.

TYPICAL PERFORMANCE CHARACTERISTICS





Figure 11. Typical Total Power Dissipation vs. Isolated Output Supply Current in All Supported Power Configurations





igure 14. Typical V_{ISO} Transient Load Response, 3.3 V Outpu 10% to 90% Load Step

Data Sheet



Figure 15. Typical Output Voltage Ripple at 90% Load, $V_{ISO} = 5 V$







ADuM6200/ADuM6201/ADuM6202





Figure 19. Typical I_{CHn} Supply Current per Forward Data Channel (15 pF Output Load)



Figure 20. Typical I_{CHn} Supply Current per Reverse Data Channel (15 pF Output Load)

ADuM6200/ADuM6201/ADuM6202



Figure 21. Typical I_{ISO(D)} Dynamic Supply Current per Input



Figure 22. Typical I_{ISO(D)} Dynamic Supply Current per Output (15 pF Output Load)

TERMINOLOGY

$\mathbf{I}_{\mathrm{DD1}(\mathbf{Q})}$

 $I_{\rm DD1(Q)}$ is the minimum operating current drawn at the $V_{\rm DD1}$ pin when there is no external load at $V_{\rm ISO}$ and the I/O pins are operating below 2 Mbps, requiring no additional dynamic supply current. $I_{\rm DD1(Q)}$ reflects the minimum current operating condition.

$\mathbf{I}_{\mathrm{DD1(D)}}$

 $I_{\rm DD1(D)}$ is the typical input supply current with all channels simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Resistive loads on the outputs should be treated separately from the dynamic load.

I_{DD1(MAX)}

 $I_{\rm DD1(MAX)}$ is the input current under full dynamic and $V_{\rm ISO}$ load conditions.

$\mathbf{I}_{\mathrm{ISO(LOAD)}}$

 $I_{ISO(LOAD)}$ is the current available to the load.

t_{PHL} Propagation Delay

The $t_{\rm PHL}$ propagation delay is measured from the 50% level of the falling edge of the $V_{\rm Ix}$ signal to the 50% level of the falling edge of the $V_{\rm ox}$ signal.

t_{PLH} Propagation Delay

The $t_{\rm PLH}$ propagation delay is measured from the 50% level of the rising edge of the $V_{\rm Ix}$ signal to the 50% level of the rising edge of the $V_{\rm Ox}$ signal.

Propagation Delay Skew (t_{PSK})

 t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/ or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Channel-to-Channel Matching (t_{PSKCD}/t_{PSKOD})

Channel-to-channel matching is the absolute value of the difference in propagation delays between two channels when operated with identical loads.

Minimum Pulse Width

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

Maximum Data Rate

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

APPLICATIONS INFORMATION

The dc-to-dc converter section of the ADuM620x works on principles that are common to most switching power supplies. It has a secondary side controller architecture with isolated pulse-width modulation (PWM) feedback. V_{DD1} power is supplied to an oscillating circuit that switches current into a chip scale air core transformer. Power transferred to the secondary side is rectified and regulated to either 3.3 V or 5 V. The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (V_{DD1}) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM620x implements undervoltage lockout (UVLO) with hysteresis on the V_{DD1} power input. This feature ensures that the converter does not enter oscillation due to noisy input power or slow power-on ramp rates.

The ADuM620x can accept an external regulation control signal (RC_{IN}) that can be connected to other *iso*Power devices. This feature allows a single regulator to control multiple power modules without contention. When accepting control from a master power module, the V_{ISO} pins can be connected together, adding their power. Because there is only one feedback control path, the supplies work together seamlessly. The ADuM620x can only regulate itself or accept regulation (slave device) from another device in this product line; it cannot provide a regulation signal to other devices.

PCB LAYOUT

The ADuM620x digital isolators with 0.4 W *iso*Power integrated dc-to-dc converter require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 23). Note that low ESR bypass capacitors are required between Pin 1 and Pin 2 and between Pin 15 and Pin 16, as close to the chip pads as possible.

The power supply section of the ADuM620x uses a 180 MHz oscillator frequency to pass power efficiently through its chip scale transformers. In addition, the normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor, whereas ripple suppression and proper regulation require a large value capacitor. These capacitors are most conveniently connected between Pin 1 and Pin 2 for V_{DDP} and between Pin 15 and Pin 16 for V_{ISO} .

To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 μF and 10 μF for $V_{\rm DD1}$ and $V_{\rm ISO}$. The smaller capacitor must have a low ESR; for example, use of a ceramic capacitor is advised.

The total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption. Consider bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 unless both common ground pins are connected together close to the package.



Figure 23. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur affects all pins equally on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings for the device as specified in Table 19, thereby leading to latch-up and/or permanent damage.

The ADuM620x is a power device that dissipates approximately 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipation into the PCB through the GND pins. If the device is used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 23 shows enlarged pads for Pin 8 (GND₁) and Pin 9 (GND_{ISO}). Multiple vias should be implemented from the pad to the ground plane to significantly reduce the temperature inside the chip. The dimensions of the expanded pads are at the discretion of the designer and depend on the available board space.

START-UP BEHAVIOR

The ADuM620x devices do not contain a soft start circuit. Therefore, the start-up current and voltage behavior must be taken into account when designing with this device.

When power is applied to V_{DD1} , the input switching circuit begins to operate and draw current when the UVLO minimum voltage is reached. The switching circuit drives the maximum available power to the output until it reaches the regulation voltage where PWM control begins. The amount of current and the time required to reach regulation voltage depends on the load and the V_{DD1} slew rate.

With a fast $V_{\rm DD1}$ slew rate (200 μs or less), the peak current draws up to 100 mA/V of $V_{\rm DD1}$. The input voltage goes high faster than the output can turn on, so the peak current is proportional to the maximum input voltage.

With a slow $V_{\rm DD1}$ slew rate (in the millisecond range), the input voltage is not changing quickly when $V_{\rm DD1}$ reaches the UVLO minimum voltage. The current surge is approximately 300 mA because $V_{\rm DD1}$ is nearly constant at the 2.7 V UVLO voltage. The behavior during startup is similar to when the device load is a short circuit; these values are consistent with the short-circuit current shown in Figure 12.

When starting the device for $V_{\rm ISO}$ = 5 V operation, do not limit the current available to the $V_{\rm DD1}$ power pin to less than 300 mA. The ADuM620x devices may not be able to drive the output to the regulation point if a current-limiting device clamps the $V_{\rm DD1}$ voltage during startup. As a result, the ADuM620x devices can draw large amounts of current at low voltage for extended periods of time.

The output voltage of the ADuM620x devices exhibits $V_{\rm ISO}$ overshoot during startup. If this overshoot could potentially damage components attached to $V_{\rm ISO}$, a voltage-limiting device such as a Zener diode can be used to clamp the voltage. Typical behavior is shown in Figure 17 and Figure 18.

EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM620x devices must operate at 180 MHz to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge emissions and dipole radiation between the primary and secondary ground planes. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note for board layout recommendations.

PROPAGATION DELAY PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high output.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM620x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM620x components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1 μ s, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μ s, the input side is assumed to be unpowered or nonfunctional, and the isolator output is forced to a default state by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM620x is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3.3 V operating condition of the ADuM620x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at approximately 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss). r_n is the radius of the nth turn in the receiving coil (cm).

N is the total number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM620x and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 25.



Figure 25. Maximum Allowable External Magnetic Flux Density

ADuM6200/ADuM6201/ADuM6202

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM620x transformers. Figure 26 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 26, the ADuM620x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, a 0.5 kA current placed 5 mm away from the ADuM620x is required to affect the operation of the device.



Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The V_{DD1} power supply input provides power to the *i*Coupler data channels as well as to the power converter. For this reason, the quiescent currents drawn by the data converter and the primary and secondary input/output channels cannot be determined separately. All of these quiescent power demands are combined into the $I_{DD1(Q)}$ current shown in Figure 27. The total I_{DD1} supply current is the sum of the quiescent operating current, the dynamic current $I_{DD1(D)}$ demanded by the I/O channels, and any external I_{ISO} load.



Figure 27. Power Consumption Within the ADuM620x

Both dynamic input and output current is consumed only when operating at channel speeds higher than the refresh rate, f_r . Each channel has a dynamic current determined by its data rate. Figure 19 shows the current for a channel in the forward direction, which means that the input is on the primary side of the part. Figure 20 shows the current for a channel in the reverse direction, which means that the input is on the secondary side of the part. Both figures assume a typical 15 pF load. The following relationship allows the total I_{DD1} current to be calculated:

$$I_{DD1} = (I_{ISO} \times V_{ISO})/(E \times V_{DD1}) + \sum I_{CHn}; n = 1 \text{ to } 4$$
(1)

where:

 I_{DD1} is the total supply input current.

 I_{ISO} is the current drawn by the secondary side external loads. *E* is the power supply efficiency at the maximum load from Figure 9 at the V_{ISO} and V_{DD1} condition of interest. I_{CHn} is the current drawn by a single channel, determined from Figure 19 or Figure 20, depending on channel direction.

Calculate the maximum external load by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO(LOAD)} = I_{ISO(MAX)} - \sum I_{ISO(D)n}; n = 1 \text{ to } 4$$
(2)

where:

 $I_{\rm ISO(LOAD)}$ is the current available to supply an external secondary side load.

 $I_{\rm ISO(MAX)}$ is the maximum external secondary side load current available at $\rm V_{\rm ISO}.$

 $I_{ISO(D)n}$ is the dynamic load current drawn from V_{ISO} by an input or output channel, as shown in Figure 19 and Figure 20 for a typical 15 pF load.

This analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of I_{DD1} and $I_{ISO(LOAD)}$.

To determine $I_{\rm DD1}$ in Equation 1, additional primary side dynamic output current $(I_{\rm AOD})$ is added directly to $I_{\rm DD1}$. Additional secondary side dynamic output current $(I_{\rm AOD})$ is added to $I_{\rm ISO}$ on a per-channel basis.

Data Sheet

To determine $I_{\rm ISO(LOAD)}$ in Equation 2, additional secondary side output current $(I_{\rm AOD})$ is subtracted from $I_{\rm ISO(MAX)}$ on a per-channel basis.

For each output channel with C_L greater than 15 pF, the additional capacitive supply current is given by

$$I_{AOD} = 0.5 \times 10^{-3} \times ((C_L - 15) \times V_{ISO}) \times (2f - f_r); f > 0.5 f_r \quad (3)$$

where:

 C_L is the output load capacitance (pF).

 V_{ISO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half the input data rate expressed in units of Mbps.

 f_r is the input channel refresh rate (Mbps).

CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION

The ADuM620x is protected against damage due to excessive power dissipation by thermal overload protection circuits. Thermal overload protection limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the PWM is turned off, turning off the output current. When the junction temperature drops below 130°C (typical), the PWM turns on again, restoring the output current to its nominal value.

Consider the case where a hard short from V_{ISO} to ground occurs. At first, the ADuM620x reaches its maximum current, which is proportional to the voltage applied at V_{DD1} . Power dissipates on the primary side of the converter (see Figure 12). If self-heating of the junction becomes great enough to cause its temperature to rise above 150°C, thermal shutdown is activated, turning off the PWM and turning off the output current. As the junction temperature cools and drops below 130°C, the PWM turns on and power dissipates again on the primary side of the converter, causing the junction temperature to rise to 150°C again. This thermal oscillation between 130°C and 150°C causes the part to cycle on and off as long as the short remains at the output.

Thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, externally limit device power dissipation to prevent junction temperatures from exceeding 130°C.

POWER CONSIDERATIONS

The ADuM6200/ADuM6201/ADuM6202 power input, data input channels on the primary side, and data input channels on the secondary side are all protected from premature operation by undervoltage lockout (UVLO) circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive, and all input channel drivers and refresh circuits are idle. Outputs remain in a high impedance state to prevent transmission of undefined states during power-up and power-down operations. During application of power to V_{DD1} , the primary side circuitry is held idle until the UVLO preset voltage is reached. At that time, the data channels initialize to their default low output state until they receive data pulses from the secondary side.

When the primary side is above the UVLO threshold, the data input channels sample their inputs and begin sending encoded pulses to the inactive secondary output channels. The outputs on the primary side remain in their default low state because no data comes from the secondary side inputs until secondary side power is established. The primary side oscillator also begins to operate, transferring power to the secondary power circuits.

The secondary $V_{\rm ISO}$ voltage is below its UVLO limit at this point; the regulation control signal from the secondary side is not being generated. The primary side power oscillator is allowed to free run under these conditions, supplying the maximum amount of power to the secondary side.

As the secondary side voltage rises to its regulation setpoint, a large inrush current transient is present at V_{DD1} . When the regulation point is reached, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The V_{DD1} current is then reduced and is proportional to the load current. The inrush current is less than the short-circuit current shown in Figure 12. The duration of the inrush current depends on the V_{ISO} loading conditions and on the current and voltage available at the V_{DD1} pin.

As the secondary side converter begins to accept power from the primary, the V_{ISO} voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data is received from the corresponding primary side input. It can take up to 1 μ s after the secondary side is initialized for the state of the output to correlate to the primary side input.

Secondary side inputs sample their state and transmit it to the primary side. Outputs are valid about 1 μs after the secondary side becomes active.

Because the rate of charge of the secondary side power supply is dependent on loading conditions, the input voltage, and the output voltage level selected, take care that the design allows the converter sufficient time to stabilize before valid data is required.

When power is removed from V_{DD1} , the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge.

The outputs on the secondary side hold the last state that they received from the primary side. Either the UVLO level is reached and the outputs are placed in their high impedance state, or the outputs detect a lack of activity from the primary side inputs and the outputs are set to their default low value before the secondary power reaches UVLO.

THERMAL ANALYSIS

The ADuM620x devices consist of four internal silicon die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the device is treated as a thermal unit with the highest junction temperature reflected in the θ_{JA} value from Table 14. The value of θ_{JA} is based on measurements taken with the part mounted on a JEDEC standard 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM620x operates at full load across the full temperature range without derating the output current. However, following the recommendations in the PCB Layout section decreases the thermal resistance to the PCB, allowing increased thermal margin at high ambient temperatures.

INCREASING AVAILABLE POWER

The ADuM620x devices are designed to work in combination with the ADuM6000 in a master/slave configuration. The RC_{IN} and RC_{SEL} pins allow the ADuM620x to receive a PWM signal from an ADuM6000 through its RC_{IN} pin and to act as a slave to that control signal. The RC_{SEL} pin chooses whether the part acts as a standalone, self-regulated device or as a slave device.

When the ADuM620x acts as a slave, its power is regulated by a PWM signal from a master device. This allows multiple *iso*Power parts to be combined in parallel while sharing the load equally. When the ADuM620x is configured as a standalone unit, it generates its own PWM feedback signal to regulate itself.

The ADuM620x devices can function as slave or standalone devices. All devices in the ADuM5xxx and ADuM6xxx family can function as standalone devices. Some of these devices also function as master devices or slave devices, but not both (see Table 25).

Table 25. Function of isoPower Parts

		Function					
Part No.	Master	Slave	Standalone				
ADuM6000	Yes	Yes	Yes				
ADuM620x	No	Yes	Yes				
ADuM640x	No	No	Yes				
ADuM5000	Yes	Yes	Yes				
ADuM520x	No	Yes	Yes				
ADuM5400	No	No	Yes				
ADuM5401 to	Yes	No	Yes				
ADuM5404							

Table 26 illustrates how *iso*Power devices can provide many combinations of data channel count and multiples of the single-unit power.

Table 26. Configurations for Power and Data Channels

	Number of Data Channels							
Power Units	0 Channels	2 Channels	4 Channels					
1-Unit Power	ADuM6000 or ADuM5000 (standalone)	ADuM620x or ADuM520x (standalone)	ADuM5401, ADuM5402, ADuM5403, ADuM5404, or ADuM640x (standalone)					
2-Unit Power	ADuM6000 or ADuM5000 (master) ADuM6000 or ADuM5000 (slave)	ADuM6000 or ADuM5000 (master) ADuM620x or ADuM520x (slave)	ADuM5401, ADuM5402, ADuM5403, ADuM5404 (master) ADuM6000 or ADuM5000 (slave)					
3-Unit Power	ADuM6000 or ADuM5000 (master) ADuM6000 or ADuM5000 (slave) ADuM6000 or ADuM5000 (slave)	ADuM6000 or ADuM5000 (master) ADuM6000 or ADuM5000 (slave) ADuM620x or ADuM520x (slave)	ADuM6000 or ADuM5000 (master) ADuM620x or ADuM520x (slave) ADuM620x or ADuM520x (slave)					

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM620x devices.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 20 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM620x devices depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 28, Figure 29, and Figure 30 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the bipolar ac condition determines the maximum working voltage recommended by Analog Devices.

ADuM6200/ADuM6201/ADuM6202

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 20 can be applied while maintaining the 50-year minimum lifetime, provided that the voltage conforms to either the unipolar ac or dc voltage cases.

Any cross-insulation voltage waveform that does not conform to Figure 29 or Figure 30 should be treated as a bipolar ac waveform and its peak voltage limited to the 50-year lifetime voltage value listed in Table 20. The voltage presented in Figure 29 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.





RATED PEAK VOLTAGE

01/		75-123
0V —		 087
	Figure 30. DC Waveform	

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ^{1, 2}	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{ISO} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM6200ARWZ	2	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6200CRWZ	2	0	25	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6200ARIZ	2	0	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM6200CRIZ	2	0	25	70	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM6201ARWZ	1	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6201CRWZ	1	1	25	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6201ARIZ	1	1	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM6201CRIZ	1	1	25	70	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM6202ARWZ	0	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6202CRWZ	0	2	25	70	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM6202ARIZ	0	2	1	100	40	–40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM6202CRIZ	0	2	25	70	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1

¹ Z = RoHS Compliant Part. ² Tape and reel are available. The additional -RL suffix designates a 13-inch (1,000 units) tape and reel option.

NOTES

ADuM6200/ADuM6201/ADuM6202

NOTES

www.analog.com

©2010–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08775-0-6/12(C)

Rev. C | Page 28 of 28

Data Sheet