



8-Bit, 8-Channel Sampling ANALOG-TO-DIGITAL CONVERTER with I²C[™] Interface

FEATURES

- 70kHz SAMPLING RATE
- ±0.5LSB INL/DNL
- 8 BITS NO MISSING CODES
- 4 DIFFERENTIAL/8 SINGLE-ENDED INPUTS
- 2.7V TO 5V OPERATION
- BUILT-IN 2.5V REFERENCE/BUFFER
- SUPPORTS ALL THREE I²C MODES: Standard, Fast, and High-Speed
- LOW POWER: 180μW (Standard Mode) 300μW (High-Speed Mode) 675μW (Fast Mode)
- DIRECT PIN COMPATIBLE WITH ADS7828
- TSSOP-16 PACKAGE

APPLICATIONS

- VOLTAGE-SUPPLY MONITORING
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- BATTERY-OPERATED SYSTEMS
- REMOTE DATA ACQUISITION

DESCRIPTION

The ADS7830 is a single-supply, low-power, 8-bit data acquisition device that features a serial I²C interface and an 8-channel multiplexer. The Analog-to-Digital (A/D) converter features a sample-and-hold amplifier and internal, asynchronous clock. The combination of an I²C serial, 2-wire interface and micropower consumption makes the ADS7830 ideal for applications requiring the A/D converter to be close to the input source in remote locations and for applications requiring isolation. The ADS7830 is available in a TSSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

+V _{DD} to GND	
Digital Input Voltage to GND	$0.3V$ to $+V_{DD} + 0.3V$
Operating Temperature Range	40°C to +105°C
Storage Temperature Range	65°C to +150°C
Junction Temperature (T _J max)	+150°C
TSSOP Package	
Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
θ_{JA} Thermal Impedance	
Lead Temperature, Soldering	
Vapor Phase (60s)	+215°C
Infrared (15s)	+220°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE/ORDERING INFORMATION⁽¹⁾



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7830I	±0.5	TSSOP-16	PW	–40°C to +85°C	ADS7830IPWT	Tape and Reel, 250
"	"	"	"	"	ADS7830IPWR	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, refer to our web site at www.ti.com.

PIN CONFIGURATION



PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	CH0	Analog Input Channel 0
2	CH1	Analog Input Channel 1
3	CH2	Analog Input Channel 2
4	CH3	Analog Input Channel 3
5	CH4	Analog Input Channel 4
6	CH5	Analog Input Channel 5
7	CH6	Analog Input Channel 6
8	CH7	Analog Input Channel 7
9	GND	Analog Ground
10	$\operatorname{REF}_{\operatorname{IN}}/\operatorname{REF}_{\operatorname{OUT}}$	Internal +2.5V Reference, External Reference Input
11	COM	Common to Analog Input Channel
12	A0	Slave Address Bit 0
13	A1	Slave Address Bit 1
14	SCL	Serial Clock
15	SDA	Serial Data
16	+V _{DD}	Power Supply, 3.3V Nominal



ELECTRICAL CHARACTERISTICS: +2.7V

At $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $+V_{DD} = +2.7V$, $V_{REF} = +2.5V$, SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
ANALOG INPUT Full-Scale Input Scan Absolute Input Range Capacitance Leakage Current	Positive Input - Negative Input Positive Input Negative Input	0 0.2 0.2	25 ±1	V _{REF} +V _{DD} + 0.2 +0.2	V V PF
			ΞI		μA
SYSTEM PERFORMANCE No Missing Codes Integral Linearity Error Differential Linearity Error Offset Error Offset Error Match Gain Error Gain Error Match Noise Power-Supply Rejection		8	$\begin{array}{c} \pm 0.1 \\ \pm 0.1 \\ + 0.5 \\ \pm 0.05 \\ \pm 0.1 \\ \pm 0.05 \\ 100 \\ 72 \end{array}$	±0.5 ±0.5 +1 ±0.25 ±0.5 ±0.25	Bits LSB ⁽¹⁾ LSB LSB LSB LSB LSB µVRMS dB
	Link Speed Made: SCI 2 4MU			70	kSPS ⁽²⁾
Throughput Frequency	High-Speed Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz Standard Mode, SCL = 100kHz		_	70 10 2.5	kSPS kSPS
Conversion Time AC ACCURACY			5		μs
Total Harmonic Distortion Signal-to-Ratio Signal-to-(Noise+Distortion) Ratio Spurious-Free Dynamic Range Isolation Channel-to-Channel	$\begin{array}{l} V_{\rm IN}=2.5V_{\rm PP} \mbox{ at 1kHz} \\ V_{\rm IN}=2.5V_{\rm PP} \mbox{ at 1kHz} \\ V_{\rm IN}=2.5V_{\rm PP} \mbox{ at 1kHz} \\ V_{\rm IN}=2.5V_{\rm PP} \mbox{ at 1kHz} \end{array}$		72 50 49 68 90		dB ⁽³⁾ dB dB dB dB
VOLTAGE REFERENCE OUTPUT Range Internal Reference Drift Output Impedance Quiescent Current	Internal Reference ON Internal Reference OFF Internal Reference ON, SCL and SDA pulled HIGH	2.475	2.5 15 110 1 850	2.525	V ppm/°C Ω GΩ μΑ
VOLTAGE REFERENCE INPUT Range Resistance		0.05	1	V _{DD}	V GΩ
Current Drain	High-Speed Mode: SCL= 3.4MHz		20		μA
$\begin{array}{c} \textbf{DiGITAL INPUT/OUTPUT}\\ \text{Logic Family}\\ \text{Logic Levels:} V_{IH} \\ & V_{IL} \\ & V_{OL} \\ \text{Input Leakage:} I_{IH} \\ & I_{IL} \\ \\ \text{Data Format} \end{array}$	Minimum 3mA Sink Current $V_{IH} = +V_{DD} + 0.5$ $V_{IL} = -0.3$	+V _{DD} • 0.7 -0.3 -10	CMOS Straight Binary	+V _{DD} + 0.5 +V _{DD} • 0.3 0.4 10	V V μΑ μΑ
ADS7830 HARDWARE ADDRESS			10010		Binary
POWER-SUPPLY REQUIREMENTS Power-Supply Voltage, +V _{DD} Quiescent Current Power Dissipation Power-Down Mode w/Wrong Address Selected	Specified Performance High-Speed Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz Standard Mode, SCL = 100kHz High-Speed Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz Standard Mode, SCL = 100kHz High-Speed Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz	2.7	225 100 60 675 300 180 70 25	3.6 320 1000	V μΑ μΑ μW μW μW μA μA
	Standard Mode, SCL = 100kHz		6		μΑ
Full Power-Down TEMPERATURE RANGE	Standard Mode, SCL = TOUKHZ SCL Pulled HIGH, SDA Pulled HIGH		400	3000	nA nA

NOTES: (1) LSB means least significant bit. When V_{REF} = 2.5V, 1LSB is 9.8mV. (2) kSPS means kilo samples-per-second. (3) THD measured out to the 9th-harmonic.



ELECTRICAL CHARACTERISTICS: +5V

At $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $+V_{DD} = +5.0$ V, $V_{REF} =$ External +5.0V, SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted.

			ADS7830E			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
ANALOG INPUT						
	Desitive lands. Negative lands	0		N	N	
Full-Scale Input Scan	Positive Input - Negative Input Positive Input	0 -0.2		V _{REF}	V V	
Absolute Input Range		-		+V _{DD} + 0.2 +0.2	V	
Canacitanaa	Negative Input	-0.2	25	+0.2		
Capacitance Leakage Current			25 ±1		pF μA	
			±1		μΑ	
SYSTEM PERFORMANCE					D'1	
No Missing Codes		8			Bits	
Integral Linearity Error			±0.1	±0.5	LSB ⁽¹⁾	
Differential Linearity Error Offset Error			±0.1	±0.5	LSB	
Offset Error Match			+0.5	+1	LSB LSB	
Ginser Error Match			±0.05	±0.25	LSB	
Gain Error Match			±0.1	±0.5	LSB	
			±0.05	±0.25		
Noise			100		μVRMS	
Power-Supply Rejection			72		dB	
	High Speed Meder COL - 0 4MU-			70	LODO/0	
Throughput Frequency	High-Speed Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz			70	kSPS ⁽² kSPS	
	Standard Mode, SCL = 400kHz			10 2.5	kSPS kSPS	
Conversion Time	Stanuaru WOUE, SUL = TUUKIZ		5	2.0	κ3Ρ3 μs	
AC ACCURACY			5		μο	
AC ACCURACY Total Harmonic Distortion	V _{IN} = 5V _{PP} at 1kHz		-72		dB ⁽³⁾	
Signal-to-Ratio	$V_{IN} = 5V_{PP}$ at 1kHz		50		dB	
Signal-to-(Noise+Distortion) Ratio	$V_{IN} = 5V_{PP}$ at 1kHz		49		dB	
Spurious-Free Dynamic Range	$V_{IN} = 5V_{PP}$ at 1kHz		68		dB	
Isolation Channel-to-Channel			90		dB	
VOLTAGE REFERENCE OUTPUT						
Range		2.475	2.5	2.525	V	
Internal Reference Drift		2	15	2.020	ppm/°C	
Output Impedance	Internal Reference ON		110		Ω	
	Internal Reference OFF		1		GΩ	
Quiescent Current	Int. Ref. ON, SCL and SDA pulled HIGH		1300		μΑ	
VOLTAGE REFERENCE INPUT						
Range		0.05		V _{DD}	V	
Resistance			1		GΩ	
Current Drain	High-Speed Mode: SCL = 3.4MHz		20		μΑ	
DIGITAL INPUT/OUTPUT						
Logic Family			CMOS			
Logic Levels: V _{IH}		+V _{DD} • 0.7		+V _{DD} + 0.5	V	
V _{IL}		-0.3		+V _{DD} • 0.3	V	
V _{OL}	Minimum 3mA Sink Current			0.4	V	
Input Leakage: I _{IH}	$V_{IH} = +V_{DD} + 0.5$			10	μΑ	
I _{IL}	V _{IL} = -0.3	-10	_		μΑ	
Data Format			Straight			
			Binary			
ADS7830 HARDWARE ADDRESS			10010		Binary	
POWER-SUPPLY REQUIREMENTS			_			
Power-Supply Voltage, +V _{DD}	Specified Performance	4.75	5	5.25	V	
Quiescent Current	High-Speed Mode: SCL = 3.4MHz		750	1000	μA	
	Fast Mode: SCL = 400kHz		300		μA	
Dawar Dissinction	Standard Mode, SCL = 100kHz		150	_	μΑ	
Power Dissipation	High-Speed Mode: SCL = 3.4MHz		3.75	5	mW	
	Fast Mode: SCL = 400kHz		1.5		mW	
Power-Down Mode	Standard Mode, SCL = 100kHz High-Speed Mode: SCL = 3.4MHz		0.75 400		mW	
	Fast Mode: SCL = 3.4MHz Fast Mode: SCL = 400kHz		400 150		μΑ	
		1	100		μΑ	
w/Wrong Address Selected			35		ııΔ	
w/Wrong Address Selected	Standard Mode, SCL = 100kHz		35 400	3000	μA nA	
				3000		

NOTES: (1) LSB means Least Significant Bit. When V_{REF} = 5.0V, 1LSB is 19.5mV. (2) kSPS means kilo samples-per-second. (3) THD measured out to the 9th-harmonic.





TIMING DIAGRAM



TIMING CHARACTERISTICS⁽¹⁾

At T_A = –40°C to +85°C, +V_{DD} = +2.7V, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
SCL Clock Frequency	f _{SCL}	Standard Mode Fast Mode High-Speed Mode, C _B = 100pF max High-Speed Mode, C _B = 400pF max		100 400 3.4 1.7	kHz kHz MHz MHz
Bus Free Time Between a STOP and START Condition	t _{BUF}	Standard Mode Fast Mode	4.7 1.3		μs μs
Hold Time (Repeated) START Condition	t _{hd} ; _{sta}	Standard Mode Fast Mode High-Speed Mode	4.0 600 160		μs ns ns
LOW Period of the SCL Clock	t _{LOW}	$\begin{array}{c} {\rm Standard\ Mode} \\ {\rm Fast\ Mode} \\ {\rm High-Speed\ Mode,\ C_B} = 100 {\rm pF\ max^{(2)}} \\ {\rm High-Speed\ Mode,\ C_B} = 400 {\rm pF\ max^{(2)}} \end{array}$	4.7 1.3 160 320		μs μs ns ns
HIGH Period of the SCL Clock	t _{ніGH}	$\begin{array}{l} {\rm Standard\ Mode}\\ {\rm Fast\ Mode}\\ {\rm High-Speed\ Mode,\ C_B}=100 {\rm pF\ max^{(2)}}\\ {\rm High-Speed\ Mode,\ C_B}=400 {\rm pF\ max^{(2)}} \end{array}$	4.0 600 60 120		μs ns ns ns
Setup Time for a Repeated START Condition	t _{su;sta}	Standard Mode Fast Mode High-Speed Mode	4.7 600 160		μs ns ns
Data Setup Time	t _{su;dat}	Standard Mode Fast Mode High-Speed Mode	250 100 10		ns ns ns
Data Hold Time	t _{hd;dat}	$\begin{array}{c} {\rm Standard\ Mode} \\ {\rm Fast\ Mode} \\ {\rm High-Speed\ Mode,\ C_B} = 100 {\rm pF\ max^{(2)}} \\ {\rm High-Speed\ Mode,\ C_B} = 400 {\rm pF\ max^{(2)}} \end{array}$	0 0 0 ⁽³⁾ 0 ⁽³⁾	3.45 0.9 70 150	μs μs ns ns
Rise Time of SCL Signal t _{RC}		$\begin{array}{c} {\rm Standard\ Mode} \\ {\rm Fast\ Mode} \\ {\rm High-Speed\ Mode,\ C_B} = 100 {\rm pF\ max^{(2)}} \\ {\rm High-Speed\ Mode,\ C_B} = 400 {\rm pF\ max^{(2)}} \end{array}$	20 + 0.1C _B 10 20	1000 300 40 80	ns ns ns ns
Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge Bit	Repeated START Condition and Fast Mode		20 + 0.1C _B 10 20	1000 300 80 160	ns ns ns ns
Fall Time of SCL Signal	t _{FCL}	Standard Mode Fast Mode High-Speed Mode, $C_B = 100 pF max^{(2)}$ High-Speed Mode, $C_B = 400 pF max^{(2)}$	20 + 0.1C _B 10 20	300 300 40 80	ns ns ns ns



TIMING CHARACTERISTICS⁽¹⁾ (Cont.)

At $T_A = -40^{\circ}C$ to +85°C, +V_{DD} = +2.7V, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Rise Time of SDA Signal	t _{RDA}	Standard Mode		1000	ns
-		Fast Mode	20 + 0.1C _B	300	ns
		High-Speed Mode, C _B = 100pF max ⁽²⁾	10	80	ns
		High-Speed Mode, $C_B = 400 pF max^{(2)}$	20	160	ns
Fall Time of SDA Signal	t _{FDA}	Standard Mode		300	ns
		Fast Mode	20 + 0.1C _B	300	ns
		High-Speed Mode, C _B = 100pF max ⁽²⁾	10	80	ns
		High-Speed Mode, $C_B = 400 pF max^{(2)}$	20	160	ns
Setup Time for STOP Condition	t _{su;sto}	Standard Mode	4.0		μs
·		Fast Mode	600		ns
		High-Speed Mode	160		ns
Capacitive Load for SDA and SCL Line	C _B			400	pF
Pulse Width of Spike Suppressed	t _{SP}	Fast Mode		50	ns
	0.	High-Speed Mode		10	ns
Noise Margin at the HIGH Level for		Standard Mode			
Each Connected Device (Including	V _{NH}	Fast Mode	0.2V _{DD}		V
Hysteresis)		High-Speed Mode			
Noise Margin at the LOW Level for		Standard Mode			
Each Connected Device (Including	V _{NL}	Fast Mode	0.1V _{DD}		V
Hysteresis)		High-Speed Mode	55		

NOTES: (1) All values referred to V_{IHMIN} and V_{ILMAX} levels. (2) For bus line loads C_B between 100pF and 400pF the timing parameters must be linearly interpolated. (3) A device must internally provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.





TYPICAL CHARACTERISTICS

 T_{A} = +25°C, V_{DD} = +2.7V, V_{REF} = External +2.5V, f_{SAMPLE} = 50kHz, unless otherwise noted.

















TYPICAL CHARACTERISTICS (Cont.)

 $T_{A} = +25^{\circ}C, V_{DD} = +2.7V, V_{REF} = External +2.5V, f_{SAMPLE} = 50kHz, unless otherwise noted.$









THEORY OF OPERATION

The ADS7830 is a classic Successive Approximation Register (SAR) A/D converter. The architecture is based on capacitive redistribution which inherently includes a sampleand-hold function. The converter is fabricated on a 0.6μ CMOS process.

The ADS7830 core is controlled by an internally generated free-running clock. When the ADS7830 is not performing conversions or being addressed, it keeps the A/D converter core powered off, and the internal clock does not operate.

The simplified diagram of input and output for the ADS7830 is shown in Figure 1.

ANALOG INPUT

When the converter enters the hold mode, the voltage on the selected CHx pin is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The amount of charge transfer from the analog source to the converter is a function of conversion rate.

REFERENCE

The ADS7830 can operate with its internal 2.5V reference or an external reference. When using a +2.7V supply, the internal 2.5V reference will provide full dynamic range for a 0V to $+V_{DD}$ analog input. If a +5V supply is used, an external 5V reference is required in order to provide full dynamic range for a 0V to +V_{DD} analog input. This external reference can be as low as 50mV.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 256. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5V reference, the internal noise of the converter typically contributes only 0.02LSB peak-to-peak of potential error to the output code. When the external reference is 50mV, the potential error contribution from the internal noise will be 50 times larger—1LSB. The errors due to the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.

DIGITAL INTERFACE

The ADS7830 supports the I²C serial bus and data transmission protocol, in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master." The devices that are controlled by the master are "slaves." The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The ADS7830 operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.



FIGURE 1. Simplified I/O of the ADS7830.



The following bus protocol has been defined (as shown in Figure 2):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy: Both data and clock lines remain HIGH.

Start Data Transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop Data Transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid: The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.

Within the I²C bus specifications a standard mode (100kHz clock rate), a fast mode (400kHz clock rate), and a high-speed mode (3.4MHz clock rate) are defined. The ADS7830 works in all three modes.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Figure 2 details how data transfer is accomplished on the I^2C bus. Depending upon the state of the R/\overline{W} bit, two types of data transfer are possible:

- 1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The ADS7830 may operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode: The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the ADS7830 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.



FIGURE 2. Basic Operation of the ADS7830.



Address Byte

MSB	6	5	4	3	2	1	LSB
1	0	0	1	0	A1	A0	R/W

The address byte is the first byte received following the START condition from the master device. The first five bits (MSBs) of the slave address are factory pre-set to 10010. The next two bits of the address byte are the device select bits, A1 and A0. Input pins (A1-A0) on the ADS7830 determine these two bits of the device address for a particular ADS7830. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time.

The A1-A0 Address Inputs can be connected to V_{DD} or digital ground. The device address is set by the state of these pins upon power-up of the ADS7830.

The last bit of the address byte (R/\overline{W}) defines the operation to be performed. When set to a "1" a read operation is selected; when set to a "0" a write operation is selected. Following the START condition the ADS7830 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the 10010 code, the appropriate device select bits, and the R/\overline{W} bit, the slave device outputs an acknowledge signal on the SDA line.

Command Byte

MSB	6	5	4	3	2	1	LSB
SD	C2	C1	C0	PD1	PD0	х	х

The ADS7830's operating mode is determined by a command byte which is illustrated above.

SD: Single-Ended/Differential Inputs

- 0: Differential Inputs
- 1: Single-Ended Inputs
- C2 C0: Channel Selections
- PD1 0: Power-Down Selection X: Unused
- See Table I for Truth Table.

POWER-DOWN SELECTION

PD1	PD0	DESCRIPTION
0	0	Power Down Between A/D Converter Conversions
0	1	Internal Reference OFF and A/D Converter ON
1	0	Internal Reference ON and A/D Converter OFF
1	1	Internal Reference ON and A/D Converter ON

INITIATING CONVERSION

Provided the master has write-addressed it, the ADS7830 turns on the A/D converter's section and begins conversions when it receives BIT 4 of the command byte shown in the Command Byte. If the command byte is correct, the ADS7830 will return an ACK condition.

	CHANNEL SELECTION CONTROL													
SD	SD C2 C1 C0 CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 COM													
0	0	0	0	+IN	–IN	_	—	_	_	_	_	_		
0	0	0	1	—	—	+IN	–IN	_	—	—	—	_		
0	0	1	0	—	—	—	—	+IN	–IN	—	—	_		
0	0	1	1	_	—	_	—	-	—	+IN	–IN	—		
0	1	0	0	–IN	+IN	_	—		—	_	—	—		
0	1	0	1	_	_	–IN	+IN		—	_	—	—		
0	1	1	0	_	-	-	—	–IN	+IN	-	—	—		
0	1	1	1	—	—	_	—	-	—	–IN	+IN	—		
1	0	0	0	+IN			—		—		-	–IN		
1	0	0	1	_	_	+IN	—		—	_	—	–IN		
1	0	1	0	_	-	-	—	+IN	—	-	—	–IN		
1	0	1	1	—	—	_	—	-	—	+IN	—	–IN		
1	1	0	0	_	+IN	_	—	_	—	—	—	–IN		
1	1	0	1	_	_	_	+IN	_	—	_	—	–IN		
1	1	1	0	_	—	_	—	—	+IN	—	_	–IN		
1	1	1	1	_	_	_	_	_	_	_	+IN	–IN		

TABLE I. Channel Selection Control Addressed by Command BYTE.



READING DATA

Data can be read from the ADS7830 by read-addressing the part (LSB of address byte set to 1) and receiving the transmitted byte. Converted data can only be read from the ADS7830 once a conversion has been initiated as described in the preceding section.

Each 8-bit data word is returned in one byte, as shown below, where D7 is the MSB of the data word, and D0 is the LSB.

	MSB	6	5	4	3	2	1	LSB
DATA	D7	D6	D5	D4	D3	D2	D1	D0

READING IN F/S MODE

Figure 3 describes the interaction between the master and the slave ADS7830 in Fast or Standard (F/S) mode. At the end of reading conversion data the ADS7830 can be issued a repeated START condition by the master to secure bus operation for subsequent conversions of the A/D converter. This would be the most efficient way to perform continuous conversions.

READING IN HS MODE

High Speed (HS) mode is fast enough that codes can be read out one at a time. In HS mode, there is not enough time for a single conversion to complete between the reception of a repeated START condition and the read-addressing byte, so the ADS7830 stretches the clock after the read-addressing byte has been fully received, holding it LOW until the conversion is complete.

See Figure 4 for a typical read sequence for HS mode. Included in the read sequence is the shift from F/S to HS

modes. It may be desirable to remain in HS mode after reading a conversion; to do this, issue a repeated START instead of a STOP at the end of the read sequence, since a STOP causes the part to return to F/S mode.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7830 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Therefore, during any single conversion for an "n-bit" SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices.

With this in mind, power to the ADS7830 should be clean and well-bypassed. A 0.1μ F ceramic bypass capacitor should be placed as close to the device as possible. A 1μ F to 10μ F capacitor may also be needed if the impedance of the connection between +V_{DD} and the power supply is high.

The ADS7830 architecture offers no inherent rejection of noise or voltage variation in regards to using an external reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.



FIGURE 3. Typical Read Sequence in F/S Mode.



			— F/S	S Moo	de —			-																			
S 0	0	0	0	1	Х	х	х	N																			
	H	HS Mo	ode N	/laster	r Cod	e —																					
-	– HS	Mode	e Ena	abled															_								
				ADC	Powe	er-Do	wn M	ode -				-	-	- AD	C Sar	npli	ng	Moo	de								
Sr 1	0	0	1	0	A ₁	A ₀	W	Α	SD	с ₂	с ₁	c ₀	PD	PD	0 X		х	A									
	\	Nrite-	Addre	essing	g Byt	e —					- Co	mma	and I	Byte]									
																F	ISI	Moc	le E	Ena	bled	.				 	
>		ADC	Con	nvertir	-																						-
Sr 1	0	0	1	0	A ₁	A ₀	R	Α			SCLI	- (2)	s st	retch	ed L(ow	wa	itin	g f	or	lata	со	nve	ersi	ion		_
	—— R	lead-A	Addre	essing	l Byte	,																					
H	IS Mod							-	-	– R	eturn	to F	/S N	/lode	1)												
 (de	A ependir			er-Dow er-dov			on bits	5)																			
D7 D6	6 D5	D ₄	D ₃	D ₂	D ₁	D ₀	Ν	Ρ																			
		1 x (8	3 Bits	s + not	t-ack)) —			1																		
F	From M	laster	to Sla	ave		N = r	ackno not ac STAR	knov	ledge	e (SD/		SH)			'0' (V '1' (R												
F	From S	lave t	o Mas	ster		P = \$	STOP	Con	dition		dition	I															
NOTES:	(1) To (remai	in in F	-IS ma	ode, i	use re	epeate	ed ST	TART	instea	ad of	STO	P.														

FIGURE 4. Typical Read Sequence in HS Mode.



PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
ADS7830IPWR	ACTIVE	TSSOP	PW	16	2500
ADS7830IPWT	ACTIVE	TSSOP	PW	16	250

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated