

## FEATURES

- 0.5 Ω typical on resistance**
- 0.8 Ω maximum on resistance at 125°C**
- 1.65 V to 3.6 V operation**
- Automotive temperature range: -40°C to +125°C**
- High current carrying capability: 300 mA continuous**
- Rail-to-rail switching operation**
- Fast-switching times <20 ns**
- Typical power consumption (<0.1 μW)**

## APPLICATIONS


- Cellular phones**
- PDAs**
- MP3 players**
- Power routing**
- Battery-powered systems**
- PCMCIA cards**
- Modems**
- Audio and video signal routing**
- Communication systems**

## GENERAL DESCRIPTION

The ADG836 is a low voltage CMOS device containing two independently selectable single-pole, double-throw (SPDT) switches. This device offers ultralow on resistance of less than 0.8 Ω over the full temperature range. The ADG836 is fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on, and has an input signal range that extends to the supplies. The ADG836 exhibits break-before-make switching action.

The ADG836 is available in a 10-lead MSOP and a 3 mm × 3 mm 12-lead LFCSP.



SWITCHES SHOWN FOR A LOGIC 1 INPUT

04398-001

Figure 1.

## PRODUCT HIGHLIGHTS

1. <0.8 Ω over full temperature range of -40°C to +125°C.
2. Single 1.65 V to 3.6 V operation.
3. Compatible with 1.8 V CMOS logic.
4. High current handling capability (300 mA continuous current at 3.3 V).
5. Low THD + N (0.02% typ).
6. 3 mm × 3 mm LFCSP package and 10-lead MSOP package.

## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Specifications.....	3	Typical Performance Characteristics .....	8
Absolute Maximum Ratings.....	6	Test Circuits.....	11
ESD Caution.....	6	Outline Dimensions.....	13
Pin Configurations .....	7	Ordering Guide .....	13

## REVISION HISTORY

### 4/05—Rev. 0 to Rev. A

Updated Format.....	Universal
Changes to Table 1.....	3
Changes to Table 2.....	4
Changes to Table 3.....	5
Changes to Ordering Guide .....	13

**Revision 0: Initial Version**

## SPECIFICATIONS

$V_{DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	Temperature <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance ( $R_{ON}$ )	0.5	0.75	0.8	$\Omega$ typ	$V_{DD} = 2.7$ V, $V_S = 0$ V to $V_{DD}$ , $I_S = 100$ mA;
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.04	0.075	0.08	$\Omega$ max	Figure 19
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.1	0.15	0.16	$\Omega$ typ	$V_{DD} = 2.7$ V, $V_S = 0.65$ V, $I_S = 100$ mA
				$\Omega$ max	$V_{DD} = 2.7$ V, $V_S = 0$ V to $V_{DD}$
					$I_S = 100$ mA
LEAKAGE CURRENTS					$V_{DD} = 3.6$ V
Source Off Leakage $I_S$ (OFF)	$\pm 0.2$			nA typ	$V_S = 0.6$ V/3.3 V, $V_D = 3.3$ V/0.6 V;
Channel On Leakage $I_D$ , $I_S$ (ON)	$\pm 0.2$			nA typ	Figure 20 $V_S = V_D = 0.6$ V or 3.3 V; Figure 21
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu A$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
				$\mu A$ max	
$C_{IN}$ , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	21			ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
	26	28	29	ns max	$V_S = 1.5$ V/0 V; Figure 22
$t_{OFF}$	4			ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
	7	8	9	ns max	$V_S = 1.5$ V; Figure 22
Break-Before-Make Time Delay ( $t_{BBM}$ )	17		5	ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
				ns min	$V_{S1} = V_{S2} = 1.5$ V; Figure 23
Charge Injection	40			pC typ	$V_S = 1.5$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF; Figure 24
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; Figure 25
Channel-to-Channel Crosstalk	-90			dB typ	$S1A-S2A/S1B-S2B$ , $R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; Figure 28
	-67			dB typ	$S1A-S1B/S2A-S2B$ , $R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; Figure 27
Total Harmonic Distortion (THD + N)	0.02			%	$R_L = 32 \Omega$ , $f = 20$ Hz to 20 kHz, $V_S = 2$ V p-p
Insertion Loss	-0.05			dB typ	$R_L = 50 \Omega$ , $C_L = 5$ pF; Figure 26
-3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5$ pF; Figure 26
$C_S$ (OFF)	25			pF typ	
$C_D$ , $C_S$ (ON)	75			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1	4	$\mu A$ typ	$V_{DD} = 3.6$ V
				$\mu A$ max	Digital inputs = 0 V or 3.6 V

<sup>1</sup> Temperature range for Y version is -40°C to +125°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

# ADG836

$V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $GND = 0 \text{ V}$ , unless otherwise noted.

**Table 2.**

Parameter	Temperature <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance ( $R_{ON}$ )	0.65			$\Omega$ typ	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 100 \text{ mA}$ ; Figure 19
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.72	0.8	0.88	$\Omega$ max	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0.7 \text{ V}$ , $I_S = 100 \text{ mA}$
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.04	0.08	0.085	$\Omega$ typ	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 100 \text{ mA}$
	0.16	0.23	0.24	$\Omega$ max	
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (OFF)	$\pm 0.2$			nA typ	$V_{DD} = 2.7 \text{ V}$
Channel On Leakage $I_D$ , $I_S$ (ON)	$\pm 0.2$			nA typ	$V_S = 0.6 \text{ V}/2.4 \text{ V}$ , $V_D = 2.4 \text{ V}/0.6 \text{ V}$ ; Figure 20
$V_S = V_D = 0.6 \text{ V}$ or $2.4 \text{ V}$ ; Figure 21					
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		1.7		V min	
Input Low Voltage, $V_{INL}$		0.7		V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
				$\mu\text{A}$ max	
$C_{IN}$ , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	23			ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
	29	30	31	ns max	$V_S = 1.5 \text{ V}/0 \text{ V}$ ; Figure 22
$t_{OFF}$	5			ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
	7	8	9	ns max	$V_S = 1.5 \text{ V}$ ; Figure 22
Break-before-Make Time Delay ( $t_{BBM}$ )	17		5	ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$ ; Figure 23
Charge Injection	30			pC typ	$V_S = 1.25 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; Figure 24
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 25
Channel-to-Channel Crosstalk	-90			dB typ	S1A–S2A/S1B–S2B, $R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 28
	-67			dB typ	S1A–S1B/S2A–S2B, $R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 27
Total Harmonic Distortion (THD + N)	0.022			%	$R_L = 32 \Omega$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$ , $V_S = 1.5 \text{ V}$ p-p
Insertion Loss	-0.06			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; Figure 26
-3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; Figure 26
$C_S$ (OFF)	25			pF typ	
$C_D$ , $C_S$ (ON)	75			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1	4	$\mu\text{A}$ typ	$V_{DD} = 2.7 \text{ V}$
				$\mu\text{A}$ max	Digital inputs = 0 V or 2.7 V

<sup>1</sup> Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

<sup>2</sup> Guaranteed by design, not subject to production test.

$V_{DD} = 1.65 \text{ V} \pm 1.95 \text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 3.**

Parameter	Temperature <sup>1</sup>			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance ( $R_{ON}$ )	1 1.4 2	2.2 2.2 4	4	$\Omega$ typ $\Omega$ max $\Omega$ max	$V_{DD} = 1.8 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 100 \text{ mA}$ ; Figure 19
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.1			$\Omega$ typ	$V_{DD} = 1.65 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 100 \text{ mA}$ ; Figure 19
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (OFF)	$\pm 0.2$			nA typ	$V_{DD} = 1.95 \text{ V}$
Channel On Leakage $I_D$ , $I_S$ (ON)	$\pm 0.2$			nA typ	$V_S = 0.6 \text{ V}/1.65 \text{ V}$ , $V_D = 1.65 \text{ V}/0.6 \text{ V}$ ; Figure 20
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		0.65 $V_{DD}$		V min	
Input Low Voltage, $V_{INL}$		0.35 $V_{DD}$		V max	
Input Current $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	28			ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
	37	38	39	ns max	$V_S = 1.5 \text{ V}/0 \text{ V}$ ; Figure 22
$t_{OFF}$	7			ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
	9	10	11	ns max	$V_S = 1.5 \text{ V}$ ; Figure 22
Break-Before-Make Time Delay ( $t_{BBM}$ )	21		5	ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 1 \text{ V}$ ; Figure 23
Charge Injection	20			pC typ	$V_S = 1 \text{ V}$ , $R_S = 0 \text{ V}$ , $C_L = 1 \text{ nF}$ ; Figure 24
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 25
Channel-to-Channel Crosstalk	-90			dB typ	S1A–S2A/S1B–S2B; $R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 28
	-67			dB typ	S1A–S1B/S2A–S2B; $R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Figure 27
Total Harmonic Distortion, THD	0.14			%	$R_L = 32 \Omega$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$ , $V_S = 1.2 \text{ V p-p}$
Insertion Loss	-0.08			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; Figure 26
-3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; Figure 26
$C_S$ (OFF)	25			pF typ	
$C_D$ , $C_S$ (ON)	75			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1.0	4	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 1.95 \text{ V}$ Digital inputs = 0 V or 1.95 V

<sup>1</sup> Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

<sup>2</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 4.

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +4.6 V
Analog Inputs <sup>1</sup>	-0.3 V to $V_{DD} + 0.3$ V
Digital Inputs <sup>1</sup>	-0.3 V to 4.6 V or 10 mA, whichever occurs first
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA (pulsed at 1ms, 10% duty cycle max)
Continuous Current, S or D	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range	
Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
MSOP Package	
$\theta_{JA}$ Thermal Impedance	206°C/W
$\theta_{JC}$ Thermal Impedance	44°C/W
LFCSP Package	
$\theta_{JA}$ Thermal Impedance (3-Layer Board)	61.1°C/W
IR Reflow, Peak Temperature <20 sec	235°C

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

Table 5. Truth Table

Logic	Switch A	Switch B
0	Off	On
1	On	Off

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATIONS



Figure 2. 10-Lead MSOP (RM-10)










Figure 3. 12-Lead LFCSP (CP-12)

**Table 6. Terminology**

$V_{DD}$	Most positive power supply potential.
$I_{DD}$	Positive supply current.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
$V_D$ ( $V_S$ )	Analog voltage on terminals D, S.
$R_{ON}$	Ohmic resistance between D and S.
$R_{FLAT\ (ON)}$	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
$\Delta R_{ON}$	On resistance match between any two channels.
$I_s$ (OFF)	Source leakage current with the switch off.
$I_d$ (OFF)	Drain leakage current with the switch off.
$I_d, I_s$ (ON)	Channel leakage current with the switch on.
$V_{INL}$	Maximum input voltage for Logic 0.
$V_{INH}$	Minimum input voltage for Logic 1.
$I_{INL}$ ( $I_{INH}$ )	Input current of the digital input.
$C_s$ (OFF)	Off switch source capacitance. Measured with reference to ground.
$C_d$ (OFF)	Off switch drain capacitance. Measured with reference to ground.
$C_d, C_s$ (ON)	On switch capacitance. Measured with reference to ground.
$C_{IN}$	Digital input capacitance.
$t_{ON}$	Delay time between the 50% and the 90% points of the digital input and switch on condition.
$t_{OFF}$	Delay time between the 50% and the 90% points of the digital input and switch off condition.
$t_{BBM}$	On or off time measured between the 80% points of both switches when switching from one to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.
Off Isolation	A measure of unwanted signal coupling through an off switch.
Crosstalk	A measure of unwanted signal, which is coupled through from one channel to another, as a result of parasitic capacitance.
–3 dB Bandwidth	The frequency at which the output is attenuated by 3 dB.
On Response	The frequency response of the on switch.
Insertion Loss	The loss due to the on resistance of the switch.
THD + N	The ratio of the harmonics amplitude plus noise of a signal to the fundamental.

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. On Resistance vs.  $V_D$  ( $V_S$ )  $V_{DD}$  = 2.7 to 3.6 VFigure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature, 3.3 VFigure 5. On Resistance vs.  $V_D$  ( $V_S$ )  $V_{DD}$  = 2.5 V to 0.2 VFigure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature, 2.5 VFigure 6. On Resistance vs.  $V_D$  ( $V_S$ )  $V_{DD}$  = 1.8 ± 3.6Figure 9. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature, 1.8 V




Figure 10. Leakage Current vs. Temperature, 3.3 V




Figure 13. Charge Injection vs. Source Voltage




Figure 11. Leakage Current vs. Temperature, 2.5 V



Figure 14.  $t_{on}/t_{off}$  Times vs. Temperature

Figure 12. Leakage Current vs. Temperature, 1.8 V




Figure 15. Bandwidth




Figure 16. Off Isolation vs. Frequency




Figure 18. Total Harmonic Distortion + Noise




Figure 17. Crosstalk vs. Frequency

## TEST CIRCUITS




Figure 19. On Resistance




Figure 20. Off Leakage




Figure 21. On Leakage







Figure 22. Switching Times,  $t_{ON}$ ,  $t_{OFF}$ Figure 23. Break-Before-Make Time Delay,  $t_{BBM}$ 

Figure 24. Charge Injection

# ADG836




Figure 25. Off Isolation




Figure 27. Channel-to-Channel Crosstalk (S1A–S1B)




Figure 26. Bandwidth





Figure 28. Channel-to-Channel Crosstalk (S1A–S2A)


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 29. 10-Lead Mini Small Outline Package [MSOP]  
(RM-10)

Dimensions shown in millimeters



\*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-1  
EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 30. 12-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]  
3 x 3 mm Body, Very Thin Quad  
(CP-12-1)

Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding <sup>1</sup>
ADG836YRM	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S9A
ADG836YRM-REEL	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S9A
ADG836YRM-REEL7	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S9A
ADG836YRMZ <sup>2</sup>	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S05
ADG836YRMZ-REEL <sup>2</sup>	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S05
ADG836YRMZ-REEL7 <sup>2</sup>	-40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	S05
ADG836YCP-REEL	-40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-12-1	S9A
ADG836YCP-REEL7	-40°C to +125°C	Lead Frame Chip Scale Package (LFCSP_VQ)	CP-12-1	S9A

<sup>1</sup> Branding on this package is limited to three characters due to space constraints.

<sup>2</sup> Z = Pb-free part.

**ADG836**

**NOTES**

**NOTES**

# ADG836

## NOTES

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.  
CO4308-0-4/05(A)



[www.analog.com](http://www.analog.com)