

# 0.5 Ω CMOS 1.65 V to 3.6 V Dual SPDT/2:1 MUX

ADG836L

#### **FEATURES**

0.5  $\Omega$  typical on resistance 0.8  $\Omega$  maximum on resistance at 125°C 1.65 V to 3.6 V operation Automotive temperature range: -40°C to +125°C Guaranteed leakage specifications up to 125°C High current carrying capability: 300 mA continuous Rail-to-rail switching operation Fast switching times <20 ns Typical power consumption: <0.1  $\mu$ W

#### **APPLICATIONS**

Cellular phones
PDAs
MP3 players
Power routing
Battery-powered systems
PCMCIA cards
Modems
Audio and video signal routing
Communication systems

#### **GENERAL DESCRIPTION**

The ADG836L is a low voltage CMOS device containing two independently selectable single-pole, double-throw (SPDT) switches. This device offers ultralow on resistance of less than 0.8  $\Omega$  over the full temperature range. The ADG836L is fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. The ADG836L exhibits break-before-make switching action.

The ADG836L is available in a 10-lead package.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

#### **PRODUCT HIGHLIGHTS**

- 1. Less than 0.8  $\Omega$  over full temperature range of -40°C to +125°C.
- 2. Single 1.65 V to 3.6 V operation.
- 3. Compatible with 1.8 V CMOS logic.
- High current handling capability (300 mA continuous current at 3.3 V).
- 5. Low THD + N (0.02% typ).
- 6. Small 10-lead MSOP package.

# **TABLE OF CONTENTS**

Specifications
Absolute Maximum Ratings
Truth Table
Pin Terminology
Typical Performance Characteristics
Test Circuits
Outline Dimensions
Ordering Guide14
REVISION HISTORY
5/04—Data Sheet Changed from Rev. 0 to Rev. A Updated Ordering Guide
4/04—Revision 0: Initial Version

### **SPECIFICATIONS**

Table 1.  $V_{DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.<sup>1</sup>

Parameter	+25°C	-40°C - +85°C	–40°C – +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	$V_{DD} = 2.7 \text{ V}$
On Resistance (Ron)	0.5			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
	0.65	0.75	0.8	Ω max	(Figure 18)
On Resistance Match between Channels (ΔR <sub>ON</sub> )	0.04	0.075	0.08	Ω typ Ω max	$V_{DD} = 2.7 \text{ V}, V_S = 0.65 \text{ V}, I_S = 10 \text{ mA}$
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.1			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
( ( , ,		0.15	0.16	Ω max	, , , , , , , , , , , , , , , , , , , ,
LEAKAGE CURRENTS					$V_{DD} = 3.6 \text{ V}$
Source Off Leakage I <sub>s</sub> (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V/3.3 V}, V_D = 3.3 \text{ V/0.6 V}$
	±1	±10	±100	nA max	(Figure 19)
Channel On Leakage ID, Is (ON)	±0.2			nA typ	$V_S = V_D = 0.6 \text{ V or } 3.3 \text{ V (Figure 20)}$
charmer on Leanage 15, 13 (ort)	±1	±15	±120	nA max	13 V <sub>D</sub> 0.0 V 0. 3.3 V (1. igure 20)
DIGITAL INPUTS	1				
Input High Voltage, V <sub>INH</sub>			2	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, link or linh	0.005		0.0	μA typ	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
input current, line of linh	0.005		±0.1	μΑ typ	VIN — VINL OI VINH
C <sub>IN</sub> , Digital Input Capacitance	4		±0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>	4			рг тур	
	21			nc tun	$R_L = 50 \Omega, C_L = 35 pF$
ton		20	20	ns typ	•
	26	28	29	ns max	$V_s = 1.5 \text{ V/O V (Figure 21)}$
toff	4			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	7	8	9	ns max	V <sub>s</sub> = 1.5 V (Figure 21)
Break-before-Make Time Delay (t <sub>BBM</sub> )	17			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
			5	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V (Figure 22)}$
Charge Injection	40			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF (Figure 23)}$
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ (Figure 24)
Channel-to-Channel Crosstalk	-90			dB typ	S1A-S2A/S1B-S2B (Figure 27)
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$
	-67			dB typ	S1A–S1B/S2A–S2B (Figure 26)
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$
Total Harmonic Distortion (THD + N)	0.02			%	$R_L = 32 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 2 V p$
Insertion Loss	-0.05			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
–3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
C <sub>s</sub> (OFF)	25			pF typ	
C <sub>D</sub> , C <sub>S</sub> (ON)	75			pF typ	
POWER REQUIREMENTS					V <sub>DD</sub> = 3.6 V
I <sub>DD</sub>	0.003			μA typ	Digital inputs = 0 V or 3.6 V
		1	4	μA max	,

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

Table 2.  $V_{DD}$  = 2.5 V  $\pm$  0.2 V, GND = 0 V, unless otherwise noted.  $^{1}$ 

Parameter	+25°C	−40°C − +85°C	−40°C − +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{\text{DD}}$	٧	
On Resistance (Ron)	0.65			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
	0.72	0.8	0.88	Ωmax	(Figure 18)
On Resistance Match between	0.04			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0.7 \text{ V}, I_S = 10 \text{ mA}$
Channels (ΔR <sub>ON</sub> )		0.08	0.085	Ωmax	
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.16			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
		0.23	0.24	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 2.7 \text{ V}$
Source Off Leakage I <sub>s</sub> (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V}/2.4 \text{ V}, V_D = 2.4 \text{ V}/0.6 \text{ V}$
-	±0.4	±4	±45	nA max	(Figure 19)
Channel On Leakage ID, Is (ON)	±0.2			nA typ	$V_S = V_D = 0.6 \text{ V or } 2.4 \text{ V (Figure 20)}$
<b>3</b> ,	±0.6	±12	±90	nA max	
DIGITAL INPUTS					
Input High Voltage, VINH			1.7	V min	
Input Low Voltage, V <sub>INL</sub>			0.7	V max	
Input Current					
l <sub>INL</sub> or l <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
-11/2			±0.1	μA max	- W - W
C <sub>IN</sub> , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				1 71	
ton	23			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
2011	29	30	31	ns max	$V_S = 1.5 \text{ V/O V (Figure 21)}$
toff	5		<b>.</b>	ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
COTT	7	8	9	ns max	$V_S = 1.5 \text{ V (Figure 21)}$
Break-before-Make Time Delay	17	•		ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
(t <sub>BBM</sub> )	''			113 () [	11, 30 11, ct 33 p.
			5	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V (Figure 22)}$
Charge Injection	30			pC typ	$V_S = 1.25 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF (Figure 23)}$
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ (Figure 24)
Channel-to-Channel Crosstalk	-90			dB typ	S1A-S2A/S1B-S2B;
				71	$R_L = 50 \text{ V}, C_L = 5 \text{ pF}, f = 100 \text{ kHz; Figure 27}$
	-67			dB typ	S1A–S1B/S2A–S2B;
				, [	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ Figure 25
Total Harmonic Distortion (THD + N)	0.022			%	$R_L = 32 \Omega$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ , $V_S = 1.5 \text{ V p-p}$
Insertion Loss	-0.06			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
–3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
C <sub>s</sub> (OFF)	25			pF typ	1011, 01 0 p. (119010 20)
$C_D$ , $C_S$ (ON)	75			pF typ	
POWER REQUIREMENTS	+ -			P. 7F	$V_{DD} = 2.7 \text{ V}$
IDD	0.003			μΑ typ	Digital inputs = 0 V or 2.7 V
שטי	0.005	1	4	μΑ typ	Digital inputs = 0 v of 2.7 v
		Į.	1	μπιπαλ	

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

Table 3.  $V_{DD}$  = 1.65 V  $\pm$  1.95 V, GND = 0 V, unless otherwise noted.  $^{1}$ 

Parameter	+25°C	−40°C − +85°C	−40°C − +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance (Ron)	1			Ωtyp	$V_{DD} = 1.8 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
	1.4	2.2	2.2	Ωmax	(Figure 18)
	2	4	4	Ωtyp	$V_{DD} = 1.65 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ m/s}$
On Resistance Match between	0.1			Ωtyp	$V_{DD} = 1.65 \text{ V}, V_S = 0.7 \text{ V}, I_S = 10 \text{ mA}$
Channels (ΔR <sub>ON</sub> )				,,	, , , , , ,
LEAKAGE CURRENTS					V <sub>DD</sub> = 1.95 V
Source Off Leakage Is (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V}/1.65 \text{ V}, V_D = 1.65 \text{ V}/0.6 \text{ V}$
Journe on Leanage 5 (o ,	±0.4	±4	±25	nA max	(Figure 19)
Channel On Leakage ID, Is (ON)	±0.2		<u>±25</u>		$V_S = V_D = 0.6 \text{ V or } 1.65 \text{ V Figure } 20$
Charmer on Leakage 15, 13 (OTV)	±0.6	±10	±75	nA typ nA max	V3 = VD = 0.0 V 01 1.03 V 11gare 20
DIGITAL INPUTS	±0.0	±10	±/3	TI/ TITUX	
Input High Voltage, V <sub>INH</sub>			0.65 V <sub>DD</sub>	V min	
Input Low Voltage, VINL			0.35 V <sub>DD</sub>	V max	
Input Current			U.33 VUU	VIIIdX	
Input current I <sub>INL</sub> or I <sub>INH</sub>	0.005			A +	V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>
IINLOT IINH	0.005		.01	μA typ	VIN = VINL OF VINH
C. Distablished Constitution	4		±0.1	μA max	
C <sub>IN</sub> , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	28			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	37	38	39	ns max	$V_s = 1.5 \Omega/0 V (Figure 21)$
t <sub>OFF</sub>	7			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	9	10	11	ns max	$V_S = 1.5 \text{ V (Figure 21)}$
Break-before-Make Time Delay (t <sub>BBM</sub> )	21			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
			5	ns min	$V_{S1} = V_{S2} = 1 \text{ V (Figure 22)}$
Charge Injection	20			pC typ	$V_S = 1 \text{ V}, R_S = 0 \text{ V}, C_L = 1 \text{ nF (Figure 23)}$
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ , (Figure 24)
Channel-to-Channel Crosstalk	-90			dB typ	S1A-S2A/S1B-S2B;
					$R_L$ = 50 Ω, $C_L$ = 5 pF, f = 100 kHz (Figure 27)
	-67			dB typ	S1A-S1B/S2A-S2B;
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ (Figure 25)
Total Harmonic Distortion	0.14			%	$R_L = 32 \Omega$ , $f = 20 Hz$ to 20 kHz,
(THD + N)					$V_S = 1.2 \text{ V p-p}$
Insertion Loss	-0.08			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
–3 dB Bandwidth	57			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ (Figure 25)
C <sub>s</sub> (OFF)	25			pF typ	
C <sub>D</sub> , C <sub>S</sub> (ON)	75			pF typ	
POWER REQUIREMENTS				1 71	V <sub>DD</sub> = 1.95 V
I <sub>DD</sub>	0.003			μA typ	Digital inputs = 0 V or 1.95 V
-00	1	1.0	4		
טטי	0.003	1.0	4	μΑ typ μΑ max	Digital ilipats – 0 V OI 1.33 V

 $<sup>^1</sup>$  Temperature range for Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

rable 4.	
Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V to +4.6 V
Analog Inputs <sup>1</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	–0.3 V to 4.6 V or 10 mA, whichever occurs first
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA (pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
MSOP Package	
$\theta_{JA}$ Thermal Impedance	206°C/W
$\theta_{JC}$ Thermal Impedance	44°C/W
IR Reflow, Peak Temperature <20 sec	235°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

#### **TRUTH TABLE**

Table 5.

Logic	Switch A	Switch B
0	Off	On
1	On	Off

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

# **PIN TERMINOLOGY**




Figure 2. 10-Lead MSOP (RM-10)

#### Table 6.

Mnemonic	Description
$V_{DD}$	Most positive power supply potential.
$I_{DD}$	Positive supply current.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
$V_D(V_S)$	Analog voltage on terminals D and S.
Ron	Ohmic resistance between terminals D and S.
R <sub>FLAT</sub> (ON)	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured
$\Delta R_{ON}$	On resistance match between any two channels.
Is (OFF)	Source leakage current with the switch off.
I <sub>D</sub> (OFF)	Drain leakage current with the switch off.
I <sub>D</sub> , I <sub>S</sub> (ON)	Channel leakage current with the switch on.
$V_{INL}$	Maximum input voltage for Logic 0.
$V_{INH}$	Minimum input voltage for Logic 1.
I <sub>INL</sub> (I <sub>INH</sub> )	Input current of the digital input.
Cs (OFF)	Off switch source capacitance. Measured with reference to ground.
C <sub>D</sub> (OFF)	Off switch drain capacitance. Measured with reference to ground.
$C_D$ , $C_S$ (ON)	On switch capacitance. Measured with reference to ground.
$C_{IN}$	Digital input capacitance.
ton	Delay time between the 50% and the 90% points of the digital input and switch on condition.
t <sub>OFF</sub>	Delay time between the 50% and the 90% points of the digital input and switch off condition.
t <sub>BBM</sub>	On or off time measured between the 80% points of both switches when switching from one to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.
Off Isolation	A measure of unwanted signal coupling through an off switch.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
–3 dB Bandwidth	The frequency at which the output is attenuated by 3 dB.
On Response	The frequency response of the on switch.
Insertion Loss	The loss due to the on resistance of the switch.
THD + N	The ratio of the harmonic amplitudes plus noise of a signal, to the fundamental.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 2.7 \text{ V}$  to 3.6 V




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD}$  = 2.5  $V \pm 0.2 V$ 




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD}$  = 1.8 V ± to 0.15 V




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 3.3 \text{ V}$ 




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 2.5 \text{ V}$ 




Figure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD}$  = 1.8 V




Figure 9. Leakage Current vs. Temperature,  $V_{DD} = 3.3 \text{ V}$ 




Figure 10. Leakage Current vs. Temperature,  $V_{DD} = 2.5 \text{ V}$ 




Figure 11. Leakage Current vs. Temperature,  $V_{DD} = 1.8 \text{ V}$ 




Figure 12. Charge Injection vs. Source Voltage




Figure 13. t<sub>ON</sub>/t<sub>OFF</sub> Times vs. Temperature




Figure 14. Bandwidth




Figure 15. Off Isolation vs. Frequency




Figure 16. Crosstalk vs. Frequency






Figure 17. Total Harmonic Distortion + Noise

### **TEST CIRCUITS**








Figure 19. Off Leakage




Figure 20. On Leakage




Figure 21. Switching Times, ton, toff




Figure 22. Break-before-Make Time Delay, tbbm




Figure 23. Charge Injection




Figure 24. Off Isolation




Figure 26. Bandwidth




Figure 25. Channel-to-Channel Crosstalk (S1A-S1B)





Figure 27. Channel-to-Channel Crosstalk (S1A-S2A)

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-187BA

Figure 28. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
ADG836LYRM	−40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	SQA
ADG836LYRM-REEL	−40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	SQA
ADG836LYRM-REEL7	−40°C to +125°C	Mini Small Outline Package (MSOP)	RM-10	SQA

# NOTES

ADG836L
---------

### **NOTES**

