# a

# < 0.5 $\Omega$ CMOS, Low Voltage, SPST Switches

# ADG801/ADG802

#### **FEATURES**

Low On Resistance < 0.5 Ω max at 5 V supply 0.1 Ω On Resistance Flatness +1.8 V to +5.5 V Single Supply 100pA Leakage Currents 14ns Switching Times Extended Temperature Range -40°C to +125°C High Current Carrying Capability Tiny 6 lead SOT23 and 8 Lead µSOIC Packages Low Power Consumption TTL/CMOS Compatible Inputs Pin Compatible with ADG701/ADG702

#### **APPLICATIONS**

Power Routing Audio and Video Signal Routing Cellular Phones Modems PCMCIA Cards Hard Drives Data Acquisition Systems Communication Systems Relay replacement Audio and Video Switching Battery Powered Systems

#### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

#### **GENERAL DESCRIPTION**

The ADG801/ADG802 are monolithic CMOS SPST (Single Pole, Single Throw) switches with On Resistance of less than  $0.5\Omega$ . These switches are designed on an advanced submicron process that provides extremely low on resistance, high switching speed and low leakage currents.

The low On Resistance of  $<0.5\Omega$  means these parts are ideal for applications where low on resistance switching is critical.

The ADG801 is a normally open (NO) switch, while the ADG802 is normally closed (NC). Each switch conducts equally well in both directions when ON.

The ADG801 and ADG802 are available in 6-lead SOT-23 and 8 Lead  $\mu SOIC$  packages.

#### **PRODUCT HIGHLIGHTS**

- 1. Low On Resistance (0.25  $\Omega$  typical).
- 2. +1.8V to +5.5V Single Supply Operation.
- 3. Tiny 6 Lead SOT23 and 8 Lead µSOIC Packages.
- 4. Pin Compatible with ADG701 (ADG801) Pin Compatible with ADG702 (ADG802).

#### REV. PrE Jan '02

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 781/329-4700
 www.analog.com

 Fax:
 781/326-8703
 © Analog Devices, Inc., 2002

# ADG801/ADG802-SPECIFICATIONS<sup>1</sup>

( $V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = GND = 0 \text{ V}$ . All specifications  $-40^{\circ}$ C to  $+125^{\circ}$ C unless otherwise noted.)

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	0.25			Ω typ	$V_S = 0$ V to $V_{DD}$ , $I_S = -10$ mA;
	0.4	0.5	0.75	$\Omega$ max	Test Circuit 1
On-Resistance Flatness $(R_{FLAT(ON)})$	0.05			Ω typ	$V_S = 0$ V to $V_{DD}$ , $I_S = -10$ mA
		0.1	0.2	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.01$			nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$
	$\pm 0.5$	±1	tbd	nA max	Test Circuit 2
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.01$			nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$
	±0.5	±1	tbd		Test Circuit 2
Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.01		.1.1	nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 4.5 V;
	±0.5	±1	tbd	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005		0.1	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
C Divital Innut Constitution	F		$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>ON</sub>	30			ns typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 35 \ \rm pF$
	TBD		TBD	ns max	$V_{\rm S} = 3$ V; Test Circuit 4
t	20			ne tun	$R_{L} = 50 \ \Omega, \ C_{L} = 35 \ pF$
t <sub>OFF</sub>	TBD		TBD	ns typ ns max	$V_{\rm S} = 3$ V; Test Circuit 4
Charge Injection	$\pm 20$		IDD	pC typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF, Test
Charge injection	-20			pe gp	$V_{\rm S} = 0$ V, $R_{\rm S} = 0$ $\Omega_{\rm L}$ , $C_{\rm L} = 1$ m, rest Circuit 5
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ,
				JI	Test Circuit 6
Bandwidth –3 dB	30			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 7
C <sub>s</sub> (OFF)	55				f = 1 MHz
$C_D$ (OFF)	55				f = 1 MHz
$C_D$ , $C_S$ (ON)	110			pF typ	f = 1 MHz
POWER REQUIREMENTS					$V_{\rm DD}$ = +5.5 V
I <sub>DD</sub>	0.001			μA typ	Digital Inputs = 0 V or $5.5$ V
			1.0	$\mu A max$	

NOTES

<sup>1</sup>Temperature ranges are as follows: Extended Temperature Range: -40°C to +125°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

<b>SPECIFICATIONS</b> <sup>1</sup> ( $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = \text{GND} = 0 \text{ V}$ . All specifications -40°C to +125°C unless otherwise noted.)					
Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	0.3		1	Ω typ	$V_S = 0$ V to $V_{DD}$ , $I_S = -10$ mA;
	0.7	0.8		$\Omega$ max	Test Circuit 1
On-Resistance Flatness(R <sub>FLAT(ON)</sub> )	0.1		0.3	Ω typ	$V_{\rm S}$ = 0 V to $V_{\rm DD}$ , $I_{\rm S}$ = -10 mA
LEAKAGE CURRENTS					$V_{DD} = +3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_{\rm S} = 3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3 V};$
<b>C</b>	±0.5	$\pm 0.1$	tbd	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_{\rm S} = 3 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/3 \text{ V};$
-	$\pm 0.5$	$\pm 0.1$	tbd	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)				nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 3 V;
	$\pm 0.5$	$\pm 0.1$	tbd	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.4	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	µA max	
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>ON</sub>	50			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF$
	TBD		TBD	ns max	$V_{\rm S} = 1.5$ V, Test Circuit 4
t <sub>OFF</sub>	40			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF$
	TBD		TBD		ns max $V_s = 1.5$ V, Test Circuit 4
Charge Injection	±20			pC typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF, Test
					Circuit 5
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ,
					Test Circuit 6
Bandwidth –3 dB	30			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 7
$C_{\rm S}$ (OFF)	55			pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	55			pF typ	f = 1 MHz
$C_D, C_S (ON)$	110			pF typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD}$ = +3.3 V
I <sub>DD</sub>	0.001			µA typ	Digital Inputs = $0 V$ or $3.3 V$
			1.0	µA max	

NOTES

 $^1 Temperature ranges are as follows: Extended Temperature Range: -40°C to +125°C. <math display="inline">^2 Guaranteed$  by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to GND0.3 V to +7 V
Analog Inputs <sup>2</sup> 0.3 V to $V_{DD}$ +0.3 V
or 30 mA, Whichever Occurs First
Continuous Current, S or D 400 mA
Peak Current, S or D 800 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range
Extended
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
µSOIC Package, Power Dissipation 315 mW
θ <sub>JA</sub> Thermal Impedance 206°C/W
θ <sub>JC</sub> Thermal Impedance 44°C/W
SOT-23 Package, Power Dissipation 282 mW
θ <sub>JA</sub> Thermal Impedance
θ <sub>JC</sub> Thermal Impedance91.99°C/W
Lead Temperature, Soldering (10seconds) 300°C
IR Reflow, Peak Temperature+220°C
ESD2kV

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table

ADG801 In	ADG802 In	Switch Condition
0	1	OFF
1	0	ON

#### **PIN CONFIGURATIONS**

#### 6-Lead Plastic Surface Mount (SOT-23)





#### 8-Lead Small Outline µSOIC (RM-8)



#### **ORDERING GUIDE**

Model	Temperature Range	Supply Option <sup>1</sup>	Brand <sup>1</sup>	Package Descriptions	Package Options
ADG801BRT	-40°C to +125°C	3 V, 5 V	SLB	SOT-23 (Plastic Surface Mount)	RT-6
ADG801BRM	-40°C to +125°C	3 V, 5 V	SLB	μSOIC (Small Outline)	RM-8
ADG802BRT	-40°C to +125°C	3 V, 5 V	SMB	SOT-23 (Plastic Surface Mount)	RT-6
ADG802BRM	$-40^{\circ}C$ to $+125^{\circ}C$	3 V, 5 V	SMB	μSOIC (Small Outline)	RM-8

 $^1Branding$  on SOT-23 and  $\mu SOIC$  packages is limited to 3 characters due to space constraints.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG801/ADG802 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



	TERMINOLOGY
V <sub>DD</sub>	Most positive power supply potential.
I <sub>DD</sub>	Positive supply current.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
$V_D(V_S)$	Analog voltage on terminals D, S
R <sub>ON</sub>	Ohmic resistance between D and S.
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."
$I_D$ , $I_S$ (ON)	Channel leakage current with the switch "ON."
V <sub>INL</sub>	Maximum input voltage for logic "0".
V <sub>INH</sub>	Minimum input voltage for logic "1".
$I_{INL}(I_{INH})$	Input current of the digital input.
C <sub>S</sub> (OFF)	"OFF" switch source capacitance. Measured with reference to ground.
C <sub>D</sub> (OFF)	"OFF" switch drain capacitance. Measured with reference to ground.
$C_D, C_S(ON)$	"ON" switch capacitance. Measured with reference to ground.
$\begin{array}{c} C_{IN} \\ t_{ON} \\ t_{OFF} \end{array}$	Digital input capacitance. Delay between applying the digital control input and the output switching on. See Test Circuit 4. Delay between applying the digital control input and the output switching off.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Bandwidth	The frequency at which the output is attenuated by 3dBs.
On Response	The Frequency response of the "ON" switch.
Insertion Loss	The loss due to the ON resistance of the switch.

# TYPICAL PERFORMANCE CHARACTERISTICS







Figure 4. Leakage Currents as a function of  $V_D(V_S)$ 



Figure 7. Leakage Currents as a Function of Temperature



Figure 2. On Resistance as a Function of  $V_D(V_s)$  for Different Temperatures





Figure 8. Supply Currents vs. Input Switching Frequency



Figure 3. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures

Figure 5. Leakage Currents as a function of  $V_D(V_S)$ 





Figure 9. Charge Injection vs. Source Voltage

TBD





Figure 11. Off Isolation vs. Frequency



Figure 12. Crosstalk vs. Frequency

Test Circuits



Test Circuit 1. On Resistance

 $v_{s} \stackrel{I_{s} (OFF)}{=} v_{b} \stackrel{I_{b} (OFF)}{=} v_{b$ 

Test Circuit 2. Off Leakage



Test Circuit 3. On Leakage



Test Circuit 4. Switching Times







Test Circuit 6. Off Isolation





#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

