



ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

General Description

Some device/package combinations are obsolete and shown for reference only.

The ADC12030, and ADC12H030 families are 12-bit plus sign successive approximation A/D converters with serial I/O and configurable input multiplexers. The ADC12034/ADC12H034 and ADC12038/ADC12H038 have 4 and 8 channel multiplexers, respectively. The differential multiplexer outputs and A/D inputs are available on the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 pins. The ADC12030/ADC12H030 has a two channel multiplexer with the multiplexer outputs and A/D inputs internally connected. The ADC12030 family is tested with a 5 MHz clock, while the ADC12H030 family is tested with an 8 MHz clock. On request, these A/Ds go through a self calibration process that adjusts linearity, zero and full-scale errors to less than ± 1 LSB each.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. A fully differential unipolar analog input range (0V to +5V) can be accommodated with a single +5V supply. In the differential modes, valid outputs are obtained even when the negative inputs are greater than the positive because of the 12-bit plus sign output data format.

The serial I/O is configured to comply with NSC MICROWIRE. For voltage references see the LM4040, LM4050 or LM4041.

Features

- Serial I/O (MICROWIRE Compatible)
- 2, 4, or 8 chan differential or single-ended multiplexer
- Analog input sample/hold function
- Power down mode
- Variable resolution and conversion rate
- Programmable acquisition time
- Variable digital output word length and format
- No zero or full scale adjustment required
- Fully tested and guaranteed with a 4.096V reference
- OV to 5V analog input range with single 5V power supply
- No Missing Codes over temperature

Key Specifications

Resolution	12-bit plus sign
12-bit plus sign conversion time	
 ADC12H30 family 	5.5 µs (max)
 ADC12030 family 	8.8 µs (max)
12-bit plus sign throughput time	
 ADC12H30 family 	8.6 µs (max)
– ADC12030 family	14 µs (max)
Integral Linearity Error	±1 LSB (max)
Single Supply	5V ±10%
Power consumption	33 mW (max)
– Power down	100 μW (typ)

Applications

- Medical instruments
- Process control systems
- Test equipment

TRI-STATE® is a registered trademark of National Semiconductor Corporation.





14

13 - DI

12

11

10

9

ADC12030

ADC12H030

Top View

DGND

8

- SCLK

DO

cs

CONV

۷₄+

1135406

CONV

CCLK

SAR

SCLK

Output

Shift

Register

ALU RAM

-Correctio

DAC

白

V_{REF}

白 V_{REF} + EOC

>D0

1135401

Output

Select

Logic

and

Buffer

PD

Q

Control Timing

cs

Q





Ordering Information

Industrial Temperature Range −40°C ≤ T _A ≤ +85°C	Package		
ADC12H030CIWM, ADC12030CIWM	M16B, Wide Body SO		
ADC12030CIWMX	M16B, Wide Body SO - Tape & Reel		
ADC12032CIWM	M20B, Wide Body SO		
ADC12034CIN	N24C, Dual-In-Line		
ADC12034CIWM	M24B, Wide Body SO		
ADC12H034CIMSA	MSA24, SSOP		
ADC12H034CIMSAX	MSA24, SSOP - Tape & Reel		
ADC12H038CIWM, ADC12038CIWM	M28B, Wide Body SO		
ADC12H038CIWMX, ADC12038CIWMX	M28B, Wide Body SO - Tape & Reel		

* Some of these product/package combinations are on lifetime buy or are obsolete and shown here for reference only. Check our web site for product/package availability.

Pin Descript	ions
CCLK	The clock applied to this input con- trols the successive approximation conversion time interval and the ac- quisition time. The rise and fall times of the clock edges should not exceed 1 μ s.
SCLK	This is the serial data clock input. The clock applied to this input con- trols the rate at which the serial data exchange occurs. The rising edge loads the information on the DI pin into the multiplexer address and mode select shift register. This ad- dress controls which channel of the analog input multiplexer (MUX) is selected and the mode of operation for the A/D. With \overline{CS} low the falling edge of SCLK shifts the data result- ing from the previous ADC conver- sion out on DO, with the exception of the first bit of data. When \overline{CS} is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When \overline{CS} is toggled the falling edge of \overline{CS} al- ways clocks out the first bit of data. \overline{CS} should be brought low when SCLK is low. The rise and fall times of the clock edges should not exceed
DI	1 μs. This is the serial data input pin. The data applied to this pin is shifted by the rising edge of SCLK into the mul- tiplexer address and mode select register. <i>Table 2</i> through <i>Table 5</i> show the assignment of the multi- plexer address and the mode select data.
DO	The data output pin. This pin is an active push/pull output when \overline{CS} is low. When \overline{CS} is high, this output is TRI-STATE [®] . The A/D conversion result (D0–D12) and converter status data are clocked out by the falling edge of SCLK on this pin. The word length and format of this result can vary (see <i>Table 1</i>). The word length and format are controlled by the data shifted into the multiplexer address and mode select register (see <i>Table 5</i>).
EOC	This pin is an active push/pull output and indicates the status of the ADC12030/2/4/8. When low, it sig- nals that the A/D is busy with a con- version, auto-calibration, auto-zero or power down cycle. The rising edge of EOC signals the end of one of these cycles.
CS	This is the chip select pin. When a logic low is applied to this pin, the rising edge of SCLK shifts the data on DI into the address register. This low also brings DO out of TRI-

STATE. With \overline{CS} low the falling edge of SCLK shifts the data resulting from the previous ADC conversion out on DO, with the exception of the first bit of data. When CS is low continuously, the first bit of the data is clocked out on the rising edge of EOC (end of conversion). When \overline{CS} is toggled the falling edge of \overline{CS} always clocks out the first bit of data. CS should be brought low when SCLK is low. The falling edge of \overline{CS} resets a conversion in progress and starts the sequence for a new conversion. When \overline{CS} is brought back low during a conversion, that conversion is prematurely terminated. The data in the output latches may be corrupted. Therefore, when \overline{CS} is brought back low during a conversion in progress the data output at that time should be ignored. \overline{CS} may also be left continuously low. In this case it is imperative that the correct number of SCLK pulses be applied to the ADC in order to remain synchronous. After the ADC supply power is applied it expects to see 13 clock pulses for each I/O sequence. The number of clock pulses the ADC expects is the same as the digital output word length. This word length can be modified by the data shifted in on the DO pin. Table 5 details the data required.

This is the data output ready pin. This pin is an active push/pull output. It is low when the conversion result is being shifted out and goes high to signal that all the data has been shifted out.

A logic low is required on this pin to program any mode or change the ADC's configuration as listed in the Mode Programming Table 5 such as 12-bit conversion, 8-bit conversion, Auto-Cal, Auto Zero etc. When this pin is high the ADC is placed in the read data only mode. While in the read data only mode, bringing $\overline{\text{CS}}$ low and pulsing SCLK will only clock out on DO any data stored in the AD-Cs output shift register. The data on DI will be neglected. A new conversion will not be started and the ADC will remain in the mode and/or configuration previously programmed. Read data only cannot be performed while a conversion, Auto-Cal or Auto-Zero are in progress.

This is the power down pin. When PD is high the A/D is powered down; when PD is low the A/D is powered up. The A/D takes a maximum of 250 μ s to power up after the command is given.

PD

DOR

CONV

R
ADC12
12
Н
ğ
Ă
Ď
2
24
Ö
22
30/ADC12H032/ADC12H034/ADC12H038
ö
12
Ï
ň
ŧ
6
2
24
ō
ŝ
⊳
D
H
⁸
30
Þ
0
Ц.
Ö
22
Þ
ö
I, ADC12030/ADC12032/ADC12034/ADC12038
03
4!,
P
õ
12
03
α

CH0–CH7	These are the analog inputs of the MUX. A channel input is selected by		ceed V _A + or go below AGND (see <i>Figure 6</i>).
	the address information at the DI pin, which is loaded on the rising edge of SCLK into the address register (See <i>Tables 2, 3, 4</i>).	V _{REF} +	This is the positive analog voltage reference input. In order to maintain accuracy, the voltage range of V_{REF} ($V_{REF} = V_{REF}$ + - V_{REF} -) is 1 V_{DC} to
	The voltage applied to these inputs should not exceed V_A + or go below GND. Exceeding this range on an		5.0 V_{DC} and the voltage at V_{REF} cannot exceed V_A +. See <i>Figure 5</i> for recommended bypassing.
	unselected channel will corrupt the reading of a selected channel.	V _{REF} -	The negative voltage reference in put. In order to maintain accuracy
СОМ	This pin is another analog input pin. It is used as a pseudo ground when the analog multiplexer is single-end-		the voltage at this pin must not go below GND or exceed V _A +. (See <i>Figure 5</i>).
MUXOUT1,MUXOUT2	ed. These are the multiplexer output pins.	V _A +, V _D +	These are the analog and digita power supply pins. V_A^+ and V_D^+ are not connected together on the chip
A/DIN1, /DIN2	These are the converter input pins. MUXOUT1 is usually tied to A/DIN1. MUXOUT2 is usually tied to A/DIN2. If external circuitry is placed be- tween MUXOUT1 and A/DIN1, or		These pins should be tied to the same power supply and bypassed separately (see <i>Figure 5</i>). The oper ating voltage range of V_A + and V_D -is 4.5 V_{DC} to 5.5 V_{DC} .
	MUXOUT2 and A/DIN2 it may be necessary to protect these pins. The	DGND	This is the digital ground pin (see <i>Figure 5</i>).
	voltage at these pins should not ex-	AGND	This is the analog ground pin (se <i>Figure 5</i>).

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Positive Supply Voltage	
$(V^+ = V_A^+ = V_D^+)$	6.5V
Voltage at Inputs and Outputs	
except CH0–CH7 and COM	–0.3V to (V+ +0.3V)
Voltage at Analog Inputs	
CH0–CH7 and COM	GND -5V to (V+ +5V)
$ V_A + - V_D + $	300 mV
Input Current at Any Pin (Note 3)	±30 mA
Package Input Current (Note 3)	±120 mA
Package Dissipation at	
$T_A = 25^{\circ}C$ (Note 4)	500 mW
ESD Susceptibility (Note 5)	
Human Body Model	1500V
Soldering Information	
N Packages (10 seconds)	260°C
SO Package (Note 6):	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Storage Temperature	–65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage ($V^+ = V_A^+ = V_D^+$)	+4.5V to +5.5V
$ V_A + - V_D + $	≤ 100 mV
V _{REF} +	0V to V _A +
V _{REF} -	0V to (V _{REF} + -1V)
$V_{REF} (V_{REF} + - V_{REF} -)$	1V to V _A +
V _{REF} Common Mode Voltage Range	
[(V _{REF} +) – (V _{REF} –)] / 2	0.1 V _A + to 0.6 V _A +
A/DIN1, A/DIN2, MUXOUT1 and	
MUXOUT2 Voltage Range A/D	0V to V _A +
IN Common Mode Voltage Range	
[(V _{IN} +) - (V _{IN} -)] / 2	0V to V _A +

Package Thermal Resistance

Part Number	Thermal Resistance
Part Number	(θ _{JA})
ADC12(H)030CIWM	70°C/W
ADC12032CIWM	64°C/W
ADC12034CIN	42°C/W
ADC12034CIWM	57°C/W
ADC12H034CIMSA	97°C/W
ADC12(H)038CIWM	50°C/W

Some product/package combinations are obsolete or on lifetime buy. These are shown for reference only. Please check our web site for availability.

Converter Electrical Characteristics

The following specifications apply for V⁺ = V_A+ = V_D+ = +5.0 V_{DC}, V_{REF}+ = +4.096 V_{DC}, V_{REF}⁻ = 0 V_{DC}, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for V_{REF}+ and V_{REF}- $\leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Notes 7, 8, 9)**

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
STATIC C	ONVERTER CHARACTERISTICS		·		•
	Resolution with No Missing Codes			12 + sign	Bits (min)
ILE	Integral Linearity Error	After Auto-Cal (Notes 12, 18)	±1/2	±1	LSB (max)
DNL	Differential Non-Linearity	After Auto-Cal		±1	LSB (max)
	Positive Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Negative Full-Scale Error	After Auto-Cal (Notes 12, 18)	±1/2	±3.0	LSB (max)
	Offset Error After Auto-Cal (Notes 5, 18) $V_{IN}(+) = V_{IN}(-) = 2.048V$		±1/2	±2	LSB (max)
	DC Common Mode Error	After Auto-Cal (Note 15)	±2	±3.5	LSB (max)
TUE	Total Unadjusted Error	After Auto-Cal (Notes 12, 13, 14)	±1		LSB
	Resolution with No Missing Codes	8-bit + sign mode		8 + sign	Bits (min)
INL	Integral Linearity Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
DNL	Differential Non-Linearity	8-bit + sign mode		±3/4	LSB (max)
	Positive Full-Scale Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
	Negative Full-Scale Error	8-bit + sign mode (Note 12)		±1/2	LSB (max)
	Offset Error	8-bit + sign mode, after Auto-Zero $V_{IN}(+) = V_{IN}(-) = + 2.048V$ (Note 13)		±1/2	LSB (max)

Symbol	ymbol Parameter Conditions		Typical (Note 10)	Limits (Note 11)	Units (Limits)
		8-bit + sign mode after Auto-Zero			
TUE	Total Unadjusted Error	(Notes 12, 13, 14)		±3/4	LSB (max)
	Multiplexer Chan-to-Chan		0.05		1.00
	Matching		±0.05		LSB
	Power Supply Sensitivity	V ⁺ = +5V ±10%, V _{BEF} = +4.096V			
	Offset Error		±0.5	±1	LSB (max)
	+ Full-Scale Error		±0.5	±1.5	LSB (max)
	– Full-Scale Error		±0.5	±1.5	LSB (max)
	Integral Linearity Error		±0.5		LSB
	Output Data from "12-Bit	(see <i>Table 5</i>) (Note 20)		+10	LSB (max)
	Conversion of Offset"			-10	LSB (min)
	Output Data from "12-Bit	(see <i>Table 5</i>) (Note 20)		4095	LSB (max)
	Conversion of Full-Scale"			4093	LSB (min)
UNIPOLA	R DYNAMIC CONVERTER CHARA	CTERISTICS			
	Rignal to Naiss Dive Distortion	$f_{IN} = 1 \text{ kHz}, V_{IN} = 5 V_{P-P}, V_{REF}^+ = 5.0V$	69.4		dB
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$f_{IN} = 20 \text{ kHz}, V_{IN} = 5 V_{P-P}, V_{REF}^+ = 5.0V$	68.3		dB
		f _{IN} = 40 kHz, V _{IN} = 5 V _{P-P} , V _{REF} + = 5.0V	65.7		dB
	-3 dB Full Power Bandwidth	$V_{IN} = 5 V_{P-P}$, where S/(N+D) drops 3 dB	31		kHz
DIFFERE	⊥ NTIAL DYNAMIC CONVERTER CH				
		$f_{IN} = 1 \text{ kHz}, V_{IN} = \pm 5 \text{V}, V_{BEF}^+ = 5.0 \text{V}$	77.0		dB
S/(N+D)	Signal-to-Noise Plus Distortion	$f_{IN} = 20 \text{ kHz}, V_{IN} = \pm 5V, V_{BEF}^{+} = 5.0V$	73.9		dB
5/(IN+D)	Ratio	$f_{IN} = 40 \text{ kHz}, V_{IN} = \pm 5V, V_{REF}^{+} = 5.0V$	67.0		dB
					-
	-3 dB Full Power Bandwidth	$V_{IN} = \pm 5V$, where S/(N+D) drops 3 dB	40		kHz
	1		1		
C _{REF}	Reference Input Capacitance		85		pF
C _{A/D}	A/DIN1, A/DIN2 Analog Input		75		рF
- A/D	Capacitance				P.
	A/DIN1, A/DIN2 Analog Input	$V_{IN} = +5.0V \text{ or } V_{IN} = 0V$	±0.1	±1.0	µA (max)
	Leakage Current				,
	CH0–CH7 and COM Input Voltage			GND – 0.05	V (min)
	· · ·			(V _A +) + 0.05	V (max)
C _{CH}	CH0-CH7 and COM Input		10		pF
	Capacitance				- ^m
C _{MUXOUT}	MUX Output Capacitance		20		pF
	Off Channel Leakage CH0–CH7	On Channel = 5V and Off Channel = 0V	-0.01	-0.3	μA (min)
	and COM Pins (Note 16)	On Channel = 0V and Off Channel = 5V	0.01	0.3	μA (max)
	On Channel Leakage CH0–CH7	On Channel = 5V and Off Channel = 0V	0.01	0.3	µA (max)
	and COM Pins (Note 16)	On Channel = 0V and Off Channel = 5V	-0.01	-0.3	μA (min)
	MUXOUT1 and MUXOUT2		0.01		
	Leakage Current	$V_{MUXOUT} = 5.0V \text{ or } V_{MUXOUT} = 0V$	0.01	0.3	μA (max)
R _{ON}	MUX On Resistance	$V_{IN} = 2.5V$ and $V_{MUXOUT} = 2.4V$	850	1150	Ω (max)
	R _{on} Matching Chan-to-Chan	$V_{IN} = 2.5V$ and $V_{MUXOUT} = 2.4V$	5		%
	Chan-to-Chan Crosstalk		-72		dB
		$V_{IN} = 5 V_{P-P}, f_{IN} = 40 \text{ kHz}$			-
	MUX Bandwidth		90		kHz

DC and Logic Electrical Characteristics

The following specifications apply for V⁺ = V_A⁺ = V_D⁺ = +5.0 V_{DC}, V_{REF}⁺ = +4.096 V_{DC}, V_{REF}⁻ = 0 V_{DC}, 12-bit + sign conversion mode, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, $R_S = 25\Omega$, source impedance for V_{REF}^{+} and $V_{REF}^{-} \le 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8, 9)

Symbo I	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
CCLK, (CS, CONV, DI, PD AND SCLK INPUT CHA	ARACTERISTICS		<u> </u>	
V _{IN(1)}	Logical "1" Input Voltage	V+ = 5.5V		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V+ = 4.5V		0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	0.005	1.0	μA (max)
I _{IN(0)}	Logical "0" Input Current	V _{IN} = 0V	-0.005	-1.0	μA (min)
DO, EO	C AND DOR DIGITAL OUTPUT CHARAC	TERISTICS			
v		V+ = 4.5V, Ι _{OUT} = -360 μA		2.4	V (min)
V _{OUT(1)}	Logical "1" Output Voltage	$V^+ = 4.5V, I_{OUT} = -10 \ \mu A$		4.25	V (min)
V _{OUT(0)}	Logical "0" Output Voltage	V+ = 4.5V, I _{OUT} = 1.6 mA		0.4	V (max)
1	TRI-STATE Output Current	$V_{OUT} = 0V$	-0.1	-3.0	µA (max)
I _{OUT}		$V_{OUT} = 5V$	0.1	3.0	μA (max)
+I _{SC}	Output Short Circuit Source Current	$V_{OUT} = 0V$	6.5	mA (min)	
-I _{SC}	Output Short Circuit Sink Current	$V_{OUT} = V_{D} +$	16	8.0	mA (min)
POWER	SUPPLY CHARACTERISTICS	•	•		
	Digital Supply Current	Awake	1.6	2.5	mA (max)
	ADC12030, ADC12032, ADC12034 and	\overline{CS} = HIGH, Powered Down, CCLK on	600		μA
ı.	ADC12038	\overline{CS} = HIGH, Powered Down, CCLK off	20		μA
I _D +	Digital Supply Current	Awake	2.3	3.2	mA
	ADC12H030, ADC12H032, ADC12H034	\overline{CS} = HIGH, Powered Down, CCLK on	0.9		mA
	and ADC12H038	\overline{CS} = HIGH, Powered Down, CCLK off	20		μA
		Awake	2.7	4.0	mA (max)
I _A +	Positive Analog Supply Current	\overline{CS} = HIGH, Powered Down, CCLK on	10		μA
		\overline{CS} = HIGH, Powered Down, CCLK off	0.1		μA
	Poforonoo Input Current	Awake	70		μA
I _{REF}	Reference Input Current	0.1		μA	

AC Electrical Characteristics

The following specifications apply for V⁺ = V_A⁺ = V_D⁺ = +5.0 V_{DC}, V_{REF}⁺ = +4.096 V_{DC}, V_{REF}⁻ = 0 V_{DC}, 12-bit + sign conversion mode, t_r = t_f = 3 ns, f_{CK} = f_{SK} = 8 MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H038, f_{CK} = f_{SK} = 5 MHz for the ADC12030, ADC12032, ADC12032, ADC12034 and ADC12038, R_S = 25 Ω , source impedance for V_{REF}⁺ and V_{REF}⁻ ≤ 25 Ω , fully-differential input with fixed 2.048V common-mode voltage, and 10(t_{CK}) acquisition time unless otherwise specified. **Boldface limits apply for** T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25°C. (Note 17)

Symb ol	Parameter	Conditions	Typical (Note 10)	ADC12H030/2/4/8 Limits (Note 11)	ADC12030/2/4/8 Limits (Note 11)	Units (Limits)
f _{CK}	Conversion Clock (CCLK) Frequency		10 1	8	5	MHz (max) MHz (min)
f _{sк}	Serial Data Clock SCLK Frequency		10 0	8	5	MHz (max) Hz (min)
	Conversion Clock Duty Cycle			40 60	40 60	% (min) % (max)
	Serial Data Clock Duty Cycle			40 60	40 60	% (min) % (max)

Symb ol	Parameter	Conditions	Typical (Note 10)	ADC12H030/2/4/8 Limits (Note 11)	ADC12030/2/4/8 Limits (Note 11)	Units (Limits)
		12-Bit + Sign or 12-Bit	44(t _{CK})	44(t _{ск}) 5.5	44(t _{CK}) 8.8	(max) µs (max)
t _c	Conversion Time	8-Bit + Sign or 8-Bit	21(t _{СК})	21(t _{СК}) 2.625	21(t _{СК}) 4.2	(max) µs (max)
		0 Outles Dusmanned	6(t _{CK})	6(t _{СК}) 7(t _{СК})	6(t _{СК}) 7(t _{СК})	(min) (max)
		6 Cycles Programmed		0.75 0.875	1.2 1.4	μs (min) μs (max)
		10 Cycles Programmed	10(t _{СК})	10(t _{ск}) 11(t _{ск})	10(t _{ск}) 11(t _{ск})	(min) (max)
		To Cycles Programmed		1.25 1.375	2.0 2.2	μs (min) μs (max)
t _A	Acquisition Time (Note 19)	10 Outles Dressemmed	18(t _{СК})	18(t _{ск}) 19(t _{ск})	18(t _{СК}) 19(t _{СК})	(min) (max)
		18 Cycles Programmed		2.25 2.375	3.6 3.8	μs (min) μs (max)
		24 Cuelos Brogrommod	34(t _{СК})	34(t _{ск}) 35(t _{ск})	34(t _{СК}) 35(t _{СК})	(min) (max)
		34 Cycles Programmed		4.25 4.375	6.8 7.0	μs (min) μs (max)
t _{CKAL}	Self-Calibration Time		4944(t _{СК})	4944(t _{СК}) 618.0	4944(t _{ск}) 988.8	(max) µs (max)
t _{AZ}	Auto-Zero Time		76(t _{СК})	76(t _{СК}) 9.5	76(t _{СК}) 15.2	(max) µs (max)
	Self-Calibration or Auto-Zero		2(t _{СК})	2(t _{СК}) 3(t _{СК})	2(t _{СК}) 3(t _{СК})	(min) (max)
t _{SYNC}	Synchronization Time from DOR			0.250	0.40	μs (min) μs (max)
t _{dor}	DOR High Time when $\overline{\text{CS}}$ is Low Continuously for Read Data and Software Power Up/ Down		9(t _{SK})	9(t _{sK}) 1.125	9(t _{SK}) 1.8	(max) µs (max)
t _{CONV}	CONV Valid Data Time		8(t _{SK})	8(t _{SK})	8(t _{SK})	(max)

Timing Characteristics

The following specifications apply for V⁺ = V_A+ = V_D+ = +5.0 V_{DC}, V_{REF}+ = +4.096 V_{DC}, V_{REF}- = 0 V_{DC}, 12-bit + sign conversion mode, $t_r = t_f = 3$ ns, $f_{CK} = f_{SK} = 8$ MHz for the ADC12H030, ADC12H032, ADC12H034 and ADC12H03, $f_{CK} = f_{SK} = 5$ MHz for the ADC12030, ADC12032, ADC12034 and ADC12038, $R_s = 25\Omega$, source impedance for V_{REF} + and V_{REF} - $\leq 25\Omega$, fully-differential input with fixed 2.048V common-mode voltage, and $10(t_{CK})$ acquisition time unless otherwise specified. **Boldface limits apply for** $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Note 17)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t _{HPU}	Hardware Power-Up Time, Time from PD Falling Edge to EOC Rising Edge		140	250	µs (max)
t _{SPU}	Software Power-Up Time, Time from Serial Data Clock Falling Edge to EOC Rising Edge		140	250	µs (max)
t _{ACC}	Access Time Delay from $\overline{\text{CS}}$ Falling Edge to DO Data Valid		20	50	ns (max)
t _{SET-UP}	Set-Up Time of $\overline{\text{CS}}$ Falling Edge to Serial Data Clock Rising Edge			30	ns (min)

Symbol t_{DELAY} Delay f t_{HI} , t_{OH} Delay f t_{HDI} DI Hold t_{DDO} DO Ho t_{DDO} Delay f t_{DDO} Delay f t_{DDO} Delay f t_{DDO} DO Ris t_{RDO} DO Ris t_{CD} Delay f t_{CD} Delay f t_{SD} Edge C_{IN} Capaci C_{OUT} Capaci Note 1: Absolute f functional, but do r specifications applications. Note 2: All voltage Note 3: When the The 120 mA maxin Note 4: The maxin allowable power d Note 5: The humaa Note 6: See AN46: Semiconductor Lir Note 7: Two on-ct GND will not dama magnitude of selear must be ≤4.55 V_D			
	2004	Symbol	
$\begin{array}{c c} t_{1H}, t_{0H} & \text{Delay f} \\ \hline t_{HDI} & \text{DI Hold} \\ \hline t_{SDI} & \text{DI Set-} \\ \hline t_{HDO} & \text{DO Ho} \\ \hline t_{DDO} & \text{Delay f} \\ \hline t_{RDO} & \text{DO Ris} \\ \hline t_{RDO} & \text{DO Ris} \\ \hline t_{FDO} & \text{DO Ris} \\ \hline t_{CD} & \text{DO Ris} \\ \hline t_{CD} & \text{DO Fal} \\ \hline t_{CD} & \text{Delay f} \\ \hline t_{SD} & \text{DO Fal} \\ \hline t_{SD} & \text{Delay f} \\ \hline t_{COUT} & \text{Capaci} \\ \hline C_{OUT} & \text{Capaci} \\ \hline Note 1: Absolute M functional, but do r specifications appliconditions. \\ Note 2: All voltage \\ Note 3: When the The 120 mA maxin \\ Note 4: The maxin allowable power d \\ Note 5: The huma \\ Note 6: See AN45 \\ Semiconductor Lir \\ Note 7: Two on-ch \\ GND will not dama \\ magnitude of selec \\ must be \leq 4.55 V_D \\ \hline \end{array}$	j	t _{DELAY}	Delay f
$\begin{array}{c c} t_{HDI} & DI Hold \\ \hline t_{SDI} & DI Set- \\ \hline t_{HDO} & DO Ho \\ \hline t_{DDO} & Delay f \\ \hline t_{DDO} & Delay f \\ \hline t_{RDO} & DO Ris \\ \hline t_{RDO} & DO Ris \\ \hline t_{RDO} & DO Fal \\ \hline t_{CD} & Delay f \\ \hline t_{SD} & DO Fal \\ \hline t_{SD} & DO Fal \\ \hline t_{SD} & Delay f \\ \hline t_{SD} & Delay f \\ \hline t_{SD} & Delay f \\ \hline c_{OUT} & Capaci \\ \hline Note 1: Absolute f \\ functional, but dor f \\ specifications appl conditions. \\ Note 2: All voltage \\ Note 3: When the The 120 mA maxin \\ Note 4: The maxin allowable power d \\ Note 5: The huma \\ Note 6: See AN45 \\ Semiconductor Lir \\ Note 7: Two on-ch \\ GND will not dama \\ magnitude of selea \\ must be \leq 4.55 V_D \\ \hline \end{array}$			Delay f
$\begin{array}{c c} t_{SDI} & DI Set-\\ \hline t_{HDO} & DO Ho\\ \hline t_{DDO} & Delay f\\ \hline DO Ris\\ \hline t_{RDO} & DO Ris\\ \hline t_{RDO} & DO Ris\\ \hline t_{FDO} & DO Fal\\ \hline t_{CD} & Delay f\\ \hline t_{SD} & DO Fal\\ \hline t_{SD} & Delay f\\ \hline t_{SD} & Edge\\ \hline C_{IN} & Capaci\\ \hline C_{OUT} & Capaci\\ \hline C_{OUT} & Capaci\\ \hline Note 1: Absolute I functional, but do r specifications appl conditions.\\ \hline Note 2: All voltage\\ \hline Note 3: When the The 120 mA maxim allowable power di Note 5: The huma allowable power di Note 5: The huma Note 6: See AN45: Semiconductor Lir Note 7: Two on-ch GND will not dama magnitude of selem must be \leq 4.55 V_D$	2		DI Holo
			DI Set-
		t _{HDO}	DO Ho
$\begin{array}{c c} t_{RDO} & \hline DO Ris \\ \hline DO Ris \\ \hline DO Ris \\ \hline DO Ris \\ \hline DO Fal \\ \hline t_{FDO} & DO Fal \\ \hline t_{CD} & Delay f \\ \hline t_{SD} & Edge \\ \hline C_{IN} & Capaci \\ \hline C_{OUT} & Capaci \\ \hline C_{OUT} & Capaci \\ \hline Note 1: Absolute I functional, but do r specifications appl conditions. \\ Note 2: All voltage \\ Note 3: When the The 120 mA maxim allowable power di \\ Note 5: The human allowable power di \\ Note 5: The human allowable power di \\ Note 6: See AN45 \\ Semiconductor Lir \\ Note 7: Two on-ch \\ GND will not dama magnitude of selee \\ must be \leq 4.55 V_D \\ \hline \end{array}$	2	t _{DDO}	Delay f
^L RDO DO Ris T DO Fal T Delay f Edge Edge CIN Capaci COUT Capaci Note 1: Absolute M functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxir Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-cf GND will not dama magnitude of selec must be ≤4.55 V_D	Í		DO Ris
triangle DO Fall t _{CD} Delay f t _{SD} Delay f t _{SD} Edge C _{IN} Capaci C _{OUT} Capaci COUT Capaci COUT Capaci Note 1: Absolute f functional, but do r specifications applications. Note 2: All voltage Note 2: All voltage Note 3: When the The 120 mA maxin Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-ct GND will not dama magnitude of select must be ≤ 4.55 V _D)	^I RDO	DO Ris
^L FDO DO Fal t _{CD} Delay f t _{SD} Delay f Edge CIN COUT Capaci COUT Capaci Mote 1: Absolute N functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxin Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-ct GND will not dama magnitude of selea must be ≤ 4.55 V _D		+	DO Fal
t _{CD} Delay f t _{SD} Delay f Edge C _{IN} C _{OUT} Capaci Note 1: Absolute M functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxir Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-dramagnitude of select must be ≤4.55 V _D		^L FDO	DO Fal
t _{SD} Delay f Edge C _{IN} Capaci C _{OUT} Capaci Mote 1: Absolute N functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxin Note 4: The maxin allowable power di Note 5: The human Note 6: See AN45 Semiconductor Lir Note 7: Two on-ct GND will not dama magnitude of selear must be ≤ 4.55 V _D	í	t _{CD}	Delay f
CIN Capaci C _{OUT} Capaci Note 1: Absolute I functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxir Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-cf GND will not dama magnitude of seled must be ≤ 4.55 V _D			
COUT Capaci Note 1: Absolute I functional, but do r specifications applications. Note 2: All voltage Note 2: All voltage Note 3: When the The 120 mA maxin allowable power di Note 4: The maxin allowable power di Note 5: The huma Note 5: The huma Note 6: See AN45 Semiconductor Lin Note 7: Two on-cf GND will not dama magnitude of seler must be ≤4.55 V _D	Ş	C _{IN}	Capaci
Note 1: Absolute I functional, but do r specifications appl conditions. Note 2: All voltage Note 3: When the The 120 mA maxin Note 4: The maxin allowable power di Note 5: The huma Note 6: See AN45 Semiconductor Lir Note 7: Two on-ct GND will not dama magnitude of selec must be ≤4.55 V _D	5	C _{OUT}	Capaci
		functiona specifica conditior Note 2: Note 3: The 120 Note 4: allowable Note 5: Note 6: Semicon Note 7: GND will magnitud	al, but do r titions applis. All voltage When the mA maxin The maxin e power di The huma See AN45 iductor Lin Two on-ch not dama de of selec

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t _{DELAY}	Delay from SCLK Falling Edge to \overline{CS} Falling Edge		0	5	ns (min)
t _{1H} , t _{OH}	Delay from \overline{CS} Rising Edge to DO TRI-STATE	R _L = 3k, C _L = 100 pF	40	100	ns (max)
t _{HDI}	DI Hold Time from Serial Data Clock Rising Edge		5	15	ns (min)
t _{SDI}	DI Set-Up Time from Serial Data Clock Rising Edge		5	10	ns (min)
t _{HDO}	DO Hold Time from Serial Data Clock Falling Edge	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	25	50 5	ns (max) ns (min)
t _{DDO}	Delay from Serial Data Clock Falling Edge to DO Data Valid		35	50	ns (max)
	DO Rise Time, TRI-STATE to High	R _L = 3k, C _L = 100 pF	10	30	ns (max)
t _{RDO}	DO Rise Time, Low to High	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	10	30	ns (max)
+	DO Fall Time, TRI-STATE to Low	$R_{L} = 3k, C_{L} = 100 \text{ pF}$	12	30	ns (max)
t _{FDO}	DO Fall Time, High to Low	R _L = 3k, C _L = 100 pF	12	30	ns (max)
t _{CD}	Delay from \overline{CS} Falling Edge to \overline{DOR} Falling Edge		25	45	ns (max)
t _{SD}	Delay from Serial Data Clock Falling Edge to $\overline{\text{DOR}}$ Rising Edge		25	45	ns (max)
C _{IN}	Capacitance of Logic Inputs		10		pF
C _{OUT}	Capacitance of Logic Outputs		20		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} > V_A + \text{ or } V_D^+)$, the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four. **Note 4:** The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_Jmax - T_A)/\theta_JA$ or the number given in the Absolute Maximum Ratings, whichever is lower. **Note 5:** The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two on-chip diodes are tied to each analog input through a series resistor as shown below. Input voltage magnitude up to 5V above V_A + or 5V below GND will not damage this device. However, errors in the A/D conversion can occur (if these diodes are forward biased by more than 50 mV) if the input voltage magnitude of selected or unselected analog input go above V_A + or below GND by more than 50 mV. As an example, if V_A + is 4.5 V_{DC} , full-scale input voltage must be $\leq 4.55 V_{DC}$ to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that the V_A+ and V_D+ be connected together to the same power supply with separate bypass capacitors at each V + pin.

Note 9: With the test condition for V_{REF} (V_{REF} + - V_{REF}) given as +4.096V, the 12-bit LSB is 1.0 mV and the 8-bit LSB is 16.0 mV.

Note 10: Typical figures are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: Positive integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive fullscale and zero. For negative integral linearity error, the straight line passes through negative full-scale and zero (see *Figures 2, 3*).

Note 13: Zero error is a measure of the deviation from the mid-scale voltage (a code of zero), expressed in LSB. It is the worst-case value of the code transitions between 1 to 0 and 0 to +1 (see Figure 4).

Note 14: Total unadjusted error includes offset, full-scale, linearity and multiplexer errors.

Note 15: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. Note 16: Channel leakage current is measured after the channel selection.



Note 17: Timing specifications are tested at the TTL logic levels, $V_{IL} = 0.4V$ for a falling edge and $V_{IH} = 2.4V$ for a rising edge. TRI-STATE output voltage is forced to 1.4V.

Note 18: The ADC12030 family's self-calibration technique ensures linearity and offset errors as specified, but noise inherent in the self-calibration process will result in a maximum repeatability uncertainty of 0.2 LSB.

Note 19: If SCLK and CCLK are driven from the same clock source, then t_A is 6, 10, 18 or 34 clock periods minimum and maximum.

Note 20: The "12-Bit Conversion of Offset" and "12-Bit Conversion of Full-Scale" modes are intended to test the functionality of the device. Therefore, the output data from these modes are not an indication of the accuracy of a conversion result.







Typical Performance Characteristics The following curves apply for 12-bit + sign mode after autocalibration unless otherwise specified. The performance for 8-bit + sign mode is equal to or better than shown. (Note 9)



= 5V

= 5 MHz

1135454

5.50

1135456













Typical Dynamic Performance Characteristics The following curves apply for 12-bit + sign mode after auto-calibration unless otherwise specified.





FREQUENCY (kHz)



Bipolar Spectral Response with 30 kHz Sine Wave Input



Bipolar Spectral Response with 50 kHz Sine Wave Input





95

90

85

80

70

65 100

80

78

76

74

72

70

64

62 60

 R_{S} 68

Τ_A 66 VA

10⁰

0

-20

-40

-60

-80

-100

-120

0 5

SIGNAL LEVEL (dB)

(Ab) (d+N)/S

TA 75

٧Å

SIGNAL LEVEL (dB)



ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038











1135

Unipolar Spectral Response with 50 kHz Sine Wave Input



1135483



ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038





www.national.com









Note: Hardware power up/down may occur at any time. If PD is high while a conversion is in progress that conversion will be corrupted and erroneous data will be stored in the output shift register.



Note: In order for all 9 bits of Status Information to be accessible, the last conversion programmed before Cycle N needs to have a resolution of 8 bits plus sign, 12 bits, 12 bits plus sign, or greater.







FIGURE 6. Protecting the MUXOUT1, MUXOUT2, A/DIN1 and A/DIN2 Analog Pins

www.national.com

Format and Set-Up Tables

	TABLE 1. Data Out Formats																				
DO F	ormat	s	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8	DB9	DB1 0	DB1 1	DB1 2	DB1 3	DB1 4	DB1 5	DB16		
		17 Bits	х	х	х	х	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB		
	MSB First	13 Bits	Sign	MSB	10	9	8	7	6	5	4	3	2	1	LSB						
with Sign		9 Bits	Sign	MSB	6	5	4	3	2	1	LSB										
	LSB First	17 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign	х	х	х	x		
		13 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	Sign						
		9 Bits	LSB	1	2	3	4	5	6	MSB	Sign										
		16 Bits	0	0	0	0	MSB	10	9	8	7	6	5	4	3	2	1	LSB			
	MSB First	12 Bits	MSB	10	9	8	7	6	5	4	3	2	1	LSB							
without	FIISL	8 Bits	MSB	6	5	4	3	2	1	LSB											
sign		16 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB	0	0	0				
	LSB First			12 Bits	LSB	1	2	3	4	5	6	7	8	9	10	MSB					
		8 Bits	LSB	1	2	3	4	5	6	MSB											

X = High or Low state.

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

	TABLE 2. ADC12038 Multiplexer Addressing																	
м	UX A	ddres	S S			with A	and A /DIN1	annel Assign tied to tied to	ment o MUX	OUT			A/D I Pola Assig		Char	er Output nnel nment	Mode	
DI0	DI1	DI2	DI3	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	СО	A/DIN1	A/DIN2	MUXC	DUT	Μυχουτ	-
												М			1		2	
L	L	L	L	+	-								+	-	СН	-	CH1	
L	L	L	Н			+	-						+	-	СН		CH3	
L	L	н	L					+	-				+	-	СН	4	CH5	
L	L	н	Н							+	-		+	-	СН	6	CH7	Differential
L	н	L	L	-	+								-	+	СН	0	CH1	Differential
L	н	L	Н			-	+						-	+	СН	2	CH3	
L	н	н	L					-	+				-	+	СН	4	CH5	
L	н	н	Н							-	+		-	+	СН	6	CH7	
Н	L	L	L	+								-	+	-	СН	0	COM	
н	L	L	Н			+						-	+	-	СН	2	COM	
н	L	н	L					+				-	+	-	СН	4	COM	
н	L	н	Н							+		-	+	-	СН	6	COM	Oin site. Fir de d
н	н	L	L		+							-	+	-	СН	1	COM	Single-Ended
н	н	L	Н				+					-	+	-	СН	3	COM	
н	н	н	L						+			-	+	-	СН	5	COM	
н	Н	Н	Н								+	-	+	-	СН	7	COM	
						•				C1203	4 Mult	iplexe	er Addres	ssing				
м	UX A	ddre	SS	w	a /ith A	and As DIN1 t	ssignr ied to	ddres nent MUXC MUXC	OUT1			put P signm	olarity ent		iplexe nel As			Mode
DIO	D	11	DI2	CHO	CI	-11 (CH2	СНЗ	СО	M	A/DIN1		A/DIN2	MUXO	JT1	MUX	OUT2	
L	L	-	L	+	-	-					+		-	CHO) [С	H1	
L	L	-	Н				+	-			+		-	CH2	2	С	НЗ	Differential
L	H	+	L	-	-	+					-		+	CHO)	С	Н1	Dinerential
L	ŀ	1	Н				-	+			-		+	CH2	2	С	нз	
н	L	-	L	+					-		+		-	CHO		C	ОМ	
н	L	-	Н				+		-	.	+		-	CH2	2	C	ом 📗	Qinala Erritad
н	ŀ	4	L		-	+			-	.	+		-	CH1		C	ом	Single-Ended
н	ŀ	+	Н					+	-	.	+		-	CH3	3	C	ОМ	
				•	•				*						!			

MUX A	ddress	;	with A	-		ent MUXO	UT1			Input Polar ssignment	-	Multiplex Channel A	•		Mode	
DI0	DI1	0	CH0		CH1		CON	1	A/DI	N1 A/DI	IN2	MUXOUT1	MUXC	UT2		
L	L		+		-				+	-		CH0	СН	1	Differential	
L	н		-		+				-	+		CH0	сн	11 Dinerentia		
Н	L		+				-		+	-		CH0	co	М	Cinale Ender	
Н	н				+		-		+	-	.	CH1	co	М	Single-Endec	
ADC1	OUT1 a	nd MUXC	ADC12H()UT2 pins		1					Programmir	ng					
ADC1		DI0 DI0	DI1 DI1	DI2 DI2	DI3	DI4 DI3	DI5 DI4	DI6 DI5	DI7 DI6						DO Format	
ADC1 ADC1 an ADC1	2030 d	DIO	DI1			DI3 DI2	DI4	DI5 DI4	DI6 DI5			Selected urrent)		(ne	DO Format ext Conversion Cycle)	
		See Ta	ables 2,	3 or <i>Ta</i>	ble 4	L	L	L	L	1	2 Bit (Conversion		12 or	13 Bit MSB Fire	
		See Ta	ables 2,	3 or <i>Ta</i>	ble 4	L	L	L	н	1	2 Bit (Conversion		16 or	17 Bit MSB Fire	
		See Ta	ables 2,	3 or <i>Ta</i>	ble 4	L	L	н	L	8	8 Bit C	Conversion		8 or	9 Bit MSB First	
		L	L	L	L	L	L	н	н	12 Bit C	Convei	rsion of Full-S	cale	12 or	13 Bit MSB Fire	
		See Ta	ables 2,	3 or <i>Ta</i>	ble 4	L	н	L	L	1	2 Bit (Conversion		12 or 13 Bit LSB F		
			ables 2,			L	н	L	н	12 Bit Conversion 16 or 1		r 17 Bit LSB Firs				
		See Ta	ables 2,	3 or <i>Ta</i>	ble 4	L	н	н	L	8	8 Bit C	Conversion		8 0	r 9 Bit LSB First	
		L	L	L	L	L	н	н	Н	12 Bit		version of Offs	et	12 o	r 13 Bit LSB Firs	
		L	L	L	L	Н	L	L	L			uto Cal			No Change	
		L	L	L	L	H	L	L	H			to Zero			No Change	
		L	L	L	L	Н	L	H	L			wer Up			No Change	
		L	L			н		н	н		-	er Down			No Change	
			L		L	н	н					atus Register			No Change	
		L	L		L	н	н		н			without Sign			No Change	
		H	L		L	н	н		н			ut with Sign	N ala		No Change	
			L		L	н	н	н		-					No Change	
		L	Н			н	н	н				e—10 CCLK (No Change	
		H	L		L	н	н	н				e—18 CCLK (-		No Change	
		<u>н</u>	Н		L	н	н	H		Acquisitio		e—34 CCLK (er Mode	Jycies		No Change No Change	
		L	L	I L	L	Н	Н	н	н		USE	ar iviode			INO CRANCE	
		-	-	-				···				st Mode			ite enange	

Note: The A/D powers up with no Auto Cal, no Auto Zero, 10 CCLK acquisition time, 12-bit + sign conversion, power up, 12- or 13-bit MSB first, and user mode. X = Don't Care

TABLE 6. Conversion/Read Data Only Mode Programming

CS	CONV	PD	Mode
L	L	L	See Table 5 for Mode
L	Н	L	Read Only (Previous DO Format). No Conversion.
Н	Х	L	ldle
Х	Х	Н	Power Down

X = Don't Care

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

				TABLE 7. S	tatus Regist	er			
Status Bit Location	DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7	DB8
Status Bit	PU	PD	Cal	8 or 9	12 or 13	16 or 17	Sign	Justification	Test Mode
	[Device Statu	S			DO Output	Format Stat	tus	
	"High"	"High"	"High"	"High"	"High"	"High"	"High"	When "High"	When "High"
	indicates a	indicates a	indicates	indicates	indicates a	indicates a	indicates	the	the device is
	Power Up	Power	an Auto-	an 8 or 9 bit	12 or 13 bit	16 or 17 bit	that the	conversion	in test mode
	Sequence	Down	Cal	format	format	format	sign bit is	result will be	When "Low"
Function	is in	Sequence	Sequence				included.	output MSB	the device is
Function	progress	is in	is in				When	first. When	in user mode
		progress	progress				"Low" the	"Low" the	
							sign bit is	result will be	
							not	output LSB	
							included.	first.	

Applications Information

Some of the device/package combinations are obsolete and are described here for reference only. Please see our web site for availability.

1.0 DIGITAL INTERFACE

1.1 Interface Concepts

The example in *Figure 7* shows a typical sequence of events after the power is applied to the ADC12030/2/4/8:



FIGURE 7. Typical Power Supply Power Up Sequence

The first instruction input to the A/D via DI initiates Auto-Cal. The data output on DO at that time is meaningless and is completely random. To determine whether the Auto Cal has been completed, a read status instruction is issued to the A/ D. Again the data output at that time has no significance since the Auto Cal procedure modifies the data in the output shift register. To retrieve the status information, an additional read status instruction is issued to the A/D. At this time the status data is available on DO. If the Cal signal in the status word, is low Auto Cal has been completed. Therefore, the next instruction issued can start a conversion. The data output at this time is again status information. To keep noise from corrupting the A/D conversion, status can not be read during a conversion. If CS is strobed and is brought low during a conversion, that conversion is prematurely ended. EOC can be used to determine the end of a conversion or the A/D controller can keep track in software of when it would be appropriate to communicate to the A/D again. Once it has been determined that the A/D has completed a conversion, another instruction can be transmitted to the A/D. The data from this conversion can be accessed when the next instruction is issued to the A/D.

Note, when \overline{CS} is low continuously it is important to transmit the exact number of SCLK cycles, as shown in the timing diagrams. Not doing so will desynchronize the serial communication to the A/D. (See Section 1.3.)

1.2 Changing Configuration

The configuration of the ADC12030/2/4/8 on power up defaults to 12-bit plus sign resolution, 12- or 13-bit MSB First, 10 CCLK acquisition time, user mode, no Auto Cal, no Auto Zero, and power up mode. Changing the acquisition time and turning the sign bit on and off requires an 8-bit instruction to be issued to the ADC. This instruction will not start a conversion. The instructions that select a multiplexer address and format the output data do start a conversion. *Figure 8* describes an example of changing the configuration of the ADC12030/2/4/8.

During I/O sequence 1, the instruction on DI configures the ADC12030/2/4/8 to do a conversion with 12-bit +sign resolution. Notice that when the 6 CCLK Acquisition and Data Out without Sign instructions are issued to the ADC, I/O sequences 2 and 3, a new conversion is not started. The data output during these instructions is from conversion N which was started during I/O sequence 1. The Configuration Modification timing diagram describes in detail the sequence of

events necessary for a Data Out without Sign, Data Out with Sign, or 6/10/18/34 CCLK Acquisition time mode selection. *Table 5* describes the actual data necessary to be input to the ADC to accomplish this configuration modification. The next instruction, shown in *Figure 8*, issued to the A/D starts conversion N+1 with 8 bits of resolution formatted MSB first. Again the data output during this I/O cycle is the data from conversion N.

The number of SCLKs applied to the A/D during any conversion I/O sequence should vary in accord with the data out word format chosen during the previous conversion I/O sequence. The various formats and resolutions available are shown in *Table 1*. In *Figure 8*, since 8-bit, without sign, MSB first format was chosen during I/O sequence 4, the number of SCLKs required during I/O sequence 5 is 8. In the following I/O sequence the format changes to 12-bit without sign MSB first; therefore the number of SCLKs required during I/O sequence 6 changes accordingly to 12.

1.3 CS Low Continuously Considerations

When \overline{CS} is continuously low, it is important to transmit the exact number of SCLK pulses that the ADC expects. Not doing so will desynchronize the serial communications to the ADC. When the supply power is first applied to the ADC, it will expect to see **13 SCLK pulses** for each I/O transmission. The number of SCLK pulses that the ADC expects to see is the same as the digital output word length. The digital output word length is controlled by the Data Out (DO) format. The DO format maybe changed any time a conversion is started or when the sign bit is turned on or off. The table below details out the number of clock periods required for different DO formats:

DO Format		Number of SCLKs Expected
	SIGN OFF	8
8-Bit MSB or LSB First	SIGN ON	9
12-Bit MSB or LSB First	SIGN OFF	12
12-DIL WIGD OF LGD FIISL	SIGN ON	13
16-Bit MSB or LSB first	SIGN OFF	16
TO-DIL WIGD OF LOD HISL	SIGN ON	17

If erroneous SCLK pulses desynchronize communications, the simplest way to recover is by cycling the power supply to the device. Not being able to easily resynchronize the device is a shortcoming of leaving \overline{CS} low continuously.

The number of clock pulses required for an I/O exchange may be different for the case when \overline{CS} is left low continuously vs. the case when \overline{CS} is cycled. Take the I/O sequence detailed in *Figure 7* (Typical Power Supply Sequence) as an example. The table below lists the number of SCLK pulses required for each instruction:

Instruction	CS Low Continuously	CS Strobed
Auto Cal	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
Read Status	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 1	13 SCLKs	8 SCLKs
12-Bit + Sign Conv 2	13 SCLKs	13 SCLKs

1.4 Analog Input Channel Selection

The data input on DI also selects the channel configuration (see *Tables 2, 3, 4, 5*). In *Figure 8* the only times when the

channel configuration could be modified is during I/O sequences 1, 4, 5 and 6. Input channels are reselected before the start of each new conversion. Shown below is the data bit stream required on DI, during I/O sequence number 4 in *Figure 8*, to set CH1 as the positive input and CH0 as the negative input for the different versions of ADCs:

Part				DID	Data			
Number	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7
ADC12H030 ADC12030	L	н	L	L	н	L	х	х
ADC12H032 ADC12032	L	н	L	L	н	L	х	х
ADC12H034 ADC12034	L	н	L	L	L	н	L	х
ADC12H038 ADC12038	L	н	L	L	L	L	н	L

Where X can be a logic high (H) or low (L).

1.5 Power Up/Down

The ADC may be powered down by taking the PD pin HIGH or by the instruction input on DI (see Table 5 and Table 6, and the Power Up/Down timing diagrams). When the ADC is powered down in this way, the A/D conversion circuitry is deactivated but the digital I/O circuitry is kept active. Hardware power up/down is controlled by the state of the PD pin. Software power-up/down is controlled by the instruction issued to the ADC. If a software power up instruction is issued to the ADC while a hardware power down is in effect (PD pin high) the device will remain in the power-down state. If a software power down instruction is issued to the ADC while a hardware power up is in effect (PD pin low), the device will power down. When the device is powered down by software, it may be powered up by either issuing a software power up instruction or by taking PD pin high and then low. If the power down command is issued during an A/D conversion, that conversion is interrupted, so the data output after power up cannot be relied upon.



FIGURE 8. Changing the ADC's Conversion Configuration

1.6 User Mode and Test Mode

An instruction may be issued to the ADC to put it into test mode, which is used by the manufacturer to verify complete functionality of the device. During test mode CH0-CH7 become active outputs. If the device is inadvertently put into the test mode with CS continuously low, the serial communications may be desynchronized. Synchronization may be regained by cycling the power supply voltage to the device. Cycling the power supply voltage will also set the device into user mode. If \overline{CS} is used in the serial interface, the ADC may be gueried to see what mode it is in. This is done by issuing a "read STATUS register" instruction to the ADC. When bit 9 of the status register is high, the ADC is in test mode; when bit 9 is low the ADC, is in user mode. As an alternative to cycling the power supply, an instruction sequence may be used to return the device to user mode. This instruction sequence must be issued to the ADC using \overline{CS} . The following table lists the instructions required to return the device to user mode. Note that this entire sequence, including both Test Mode and User Mode values, should be sent to recover from the test mode.

Instruction	DI Data								
Instruction	DI0	DI1	DI2	DI3	DI4	DI5	DI6	D17	
TEST MODE	Н	Х	Х	Х	Н	Н	н	Н	
Reset Test Mode Instructions	L	L	L	L	Н	Н	Н	L	
	L	L	L	L	Н	L	Н	L	
	L	L	L	L	Н	L	Н	Н	
USER MODE	L	L	L	L	н	Н	н	Н	
Power Up	L	L	L	L	Н	L	Н	L	
Set DO with or without Sign	H or L	L	L	L	н	н	L	н	
Set Acquisition Time	H or L	H or L	L	L	Н	н	Н	L	
Start a	Н	H or	Н	H or		Н	H or	H or	
Conversion	or L	L	or L	L	L	or L	L	L	

X = Don't Care

The power up, data with or without sign, and acquisition time instructions should be resent after returning to the user mode. This is to ensure that the ADC is in the required state before a conversion is started.

1.7 Reading the Data Without Starting a Conversion

The data from a particular conversion may be accessed without starting a new conversion by ensuring that the CONV line is taken high during the I/O sequence. See the Read Data timing diagrams. *Table 6* describes the operation of the CONV pin.

2.0 THE ANALOG MULTIPLEXER

For the ADC12038, the analog input multiplexer can be configured with 4 differential channels or 8 single ended channels with the COM input as the zero reference or any combination thereof (see *Figure 9*). The difference between the voltages on the V_{REF}^+ and V_{REF}^- pins determines the input voltage span (V_{REF}). The analog input voltage range is 0 to V_A^+ . Negative digital output codes result when $V_{IN}^- > V_{IN}^+$. The actual voltage at V_{IN}^- or V_{IN}^+ cannot go below AGND.



FIGURE 10.

A/DIN2 is - input

CH0, CH2, CH4, and CH6 can be assigned to the MUXOUT1 pin in the differential configuration, while CH1, CH3, CH5, and CH7 can be assigned to the MUXOUT2 pin. In the differential configuration, the analog inputs are paired as follows: CH0 with CH1, CH2 with CH3, CH4 with CH5 and CH6 with CH7. The A/DIN1 and A/DIN2 pins can be assigned positive or negative polarity.

With the single-ended multiplexer configuration CH0 through CH7 can be assigned to the MUXOUT1 pin. The COM pin is always assigned to the MUXOUT2 pin. A/DIN1 is assigned as the positive input; A/DIN2 is assigned as the negative input. (See *Figure 10*).

The Multiplexer assignment tables for the ADC12030,2,4,8 (*Tables 2, 3, 4*) summarize the aforementioned functions for the different versions of A/Ds.

2.1 Biasing for Various Multiplexer Configurations

Figure 11 is an example of biasing the device for single-ended operation. The sign bit is always low. The digital output range is 0 0000 0000 0000 to 0 1111 1111 1111. One LSB is equal to 1 mV (4.1V/4096 LSBs).



FIGURE 11. Single-Ended Biasing

For pseudo-differential signed operation, the biasing circuit shown in *Figure 12* shows a signal AC coupled to the ADC. This gives a digital output range of -4096 to +4095. With a 2.5V reference, 1 LSB is equal to 610 μ V. Although, the ADC is not production tested with a 2.5V reference, when V_A⁺ and V_D⁺ are +5.0V linearity error typically will not change more than 0.1 LSB (see the curves in the Typical Electrical Characteristics Section). With the ADC set to an acquisition time

of 10 clock periods, the input biasing resistor needs to be 600 Ω or less. Notice though that the input coupling capacitor needs to be made fairly large to bring down the high pass corner. Increasing the acquisition time to 34 clock periods (with a 5 MHz CCLK frequency) would allow the 600 Ω to increase to 6k, which with a 1 μ F coupling capacitor would set the high pass corner at 26 Hz. Increasing R, to 6k would allow R₂ to be 2k.



FIGURE 12. Pseudo-Differential Biasing with the Signal Source AC Coupled Directly into the ADC

An alternative method for biasing pseudo-differential operation is to use the +2.5V from the LM4040 to bias any amplifier circuits driving the ADC as shown in *Figure 13*. The value of the resistor pull-up biasing the LM4040-2.5 will depend upon the current required by the op amp biasing circuitry.

In the circuit of *Figure 13* some voltage range is lost since the amplifier will not be able to swing to +5V and GND with a single +5V supply. Using an adjustable version of the LM4041

to set the full scale voltage at exactly 2.048V and a lower grade LM4040D-2.5 to bias up everything to 2.5V as shown in *Figure 14* will allow the use of all the ADC's digital output range of -4096 to +4095 while leaving plenty of head room for the amplifier.

Fully differential operation is shown in *Figure 15*. One LSB for this case is equal to (4.1V/4096) = 1 mV.







FIGURE 15. Fully Differential Biasing

3.0 REFERENCE VOLTAGE

The difference in the voltages applied to the V_{REF}⁺ and V_{REF}⁻ defines the analog input span (the difference between the voltage applied between two multiplexer inputs or the voltage applied to one of the multiplexer inputs and analog ground), over which 4095 positive and 4096 negative codes exist. The voltage sources driving V_{REF}⁺ or V_{REF}⁻ must have very low output impedance and noise. The circuit in *Figure 16* is an example of a very stable reference appropriate for use with the device.



*Tantalum

FIGURE 16. Low Drift Extremely Stable Reference Circuit

The ADC12030/2/4/8 can be used in either ratiometric or absolute reference applications. In ratiometric systems, the analog input voltage is proportional to the voltage used for the ADC's reference voltage. When this voltage is the system power supply, the V_{REF}^+ pin is connected to V_A^+ and V_{REF}^- is connected to ground. This technique relaxes the system reference stability requirements because the analog input voltage and the ADC reference voltage move together. This maintains the same output code for given input conditions. For absolute accuracy, where the analog input voltage varies between very specific voltage limits, a time and temperature stable voltage source can be connected to the reference inputs. Typically, the reference voltage's magnitude will require an initial adjustment to null reference voltage induced fullscale errors.

Below are recommended references along with some key specifications.

Part Number	Output Voltage Tolerance	Temperature Coefficient		
LM4041CI-Adj	±0.5%	±100ppm/°C		
LM4040AI-4.1	±0.1%	±100ppm/°C		
LM4120AI-4.1	±0.2%	±50ppm/°C		
LM4121AI-4.1	±0.2%	±50ppm/°C		
LM4050AI-4.1	±0.1%	±50ppm/°C		
LM4030AI-4.1	±0.05%	±10ppm/°C		
LM4140AC-4.1	±0.1%	±3.0ppm/°C		
Circuit of Figure 16	Adjustable	±2ppm/°C		

The reference voltage inputs are not fully differential. The ADC12030/2/4/8 will not generate correct conversions or comparisons if V_{REF}⁺ is taken below V_{REF}⁻. Correct conversions result when V_{REF}⁺ and V_{REF}⁻ differ by 1V and remain, at all times, between ground and V_A⁺. The V_{REF} common mode range, (V_{REF}⁺ + V_{REF}⁻)/2 is restricted to (0.1 × V_A⁺) to (0.6 × V_A⁺). Therefore, with V_A⁺ = 5V the center of the reference ladder should not go below 0.5V or above 3.0V. *Figure 17* is a graphic representation of the voltage restrictions on V_{REF}⁺ and V_{REF}⁻.



FIGURE 17. V_{REF} Operating Range

4.0 ANALOG INPUT VOLTAGE RANGE

The ADC12030/2/4/8's fully differential ADC generate a two's complement output that is found by using the equations shown below:

for (12-bit) resolution the Output Code =

$$\frac{(V_{IN}^{+} - V_{IN}^{-})}{(V_{REE}^{+} - V_{REE}^{-})}$$

for (8-bit) resolution the Output Code =

$$\frac{(V_{\rm IN}^{+} - V_{\rm IN}^{-}) (256)}{(V_{\rm BFF}^{+} - V_{\rm BFF}^{-})}$$

Round off to the nearest integer value between -4096 to 4095 for 12-bit resolution and between -256 to 255 for 8-bit resolution if the result of the above equation is not a whole number. Examples are shown in the table below:

V _{REF} +	V _{REF} -	V _{IN} +	V _{IN} -	Digital Output Code			
+2.5V	+1V	+1.5V	0V	0,1111,1111,1111			
+4.096V	0V	+3V	0V	0,1011,1011,1000			
+4.096V	0V	+2.499V	+2.500V	1,1111,1111,1111			
+4.096V	0V	0V	+4.096V	1,0000,0000,0000			

5.0 INPUT CURRENT

At the start of the acquisition window (t_A) a charging current flows into or out of the analog input pins (A/DIN1 and A/DIN2) depending on the input voltage polarity. The analog input pins are CH0–CH7 and COM when A/DIN1 is tied to MUXOUT1 and A/DIN2 is tied to MUXOUT2. The peak value of this input current will depend on the actual input voltage applied, the source impedance and the internal multiplexer switch on resistance. With MUXOUT1 tied to A/DIN1 and MUXOUT2 tied to A/DIN2 the internal multiplexer switch on resistance is typically 1.6 k Ω . The A/DIN1 and A/DIN2 mux on resistance is typically 750 Ω .

6.0 INPUT SOURCE RESISTANCE

For low impedance voltage sources (<600 Ω), the input charging current will decay, before the end of the S/H's acquisition time of 2 µs (10 CCLK periods with f_C = 5 MHz), to a value that will not introduce any conversion errors. For high source impedances, the S/H's acquisition time can be increased to 18 or 34 CCLK periods. For less ADC resolution and/or slower CCLK frequencies the S/H's acquisition time may be decreased to 6 CCLK periods. To determine the number of clock periods (N_c) required for the acquisition time with a specific source impedance for the various resolutions the following equations can be used:

12 Bit + Sign $N_C = [R_S + 2.3] \times f_C \times 0.824$

8 Bit + Sign $N_C = [R_S + 2.3] \times f_C \times 0.57$

Where f_C is the conversion clock (CCLK) frequency in MHz and R_S is the external source resistance in $k\Omega$. As an example, operating with a resolution of 12 Bits+sign, a 5 MHz clock frequency and maximum acquisition time of 34 conversion clock periods the ADC's analog inputs can handle a source impedance as high as 6 $k\Omega$. The acquisition time may also be extended to compensate for the settling or response time of external circuitry connected between the MUXOUT and A/ DIN pins.

An acquisition is started by a falling edge of SCLK and ended by a rising edge of CCLK (see timing diagrams). If SCLK and CCLK are asynchronous one extra CCLK clock period may be inserted into the programmed acquisition time for synchronization. Therefore with asynchronous SCLK and CCLKs the acquisition time will change from conversion to conversion.

7.0 INPUT BYPASS CAPACITANCE

External capacitors (0.01 μ F–0.1 μ F) can be connected between the analog input pins, CH0–CH7, and analog ground to filter any noise caused by inductive pickup associated with long input leads. These capacitors will not degrade the conversion accuracy.

8.0 NOISE

The leads to each of the analog multiplexer input pins should be kept as short as possible. This will minimize input noise and clock frequency coupling that can cause conversion errors. Input filtering can be used to reduce the effects of the noise sources.

9.0 POWER SUPPLIES

Noise spikes on the V_A^+ and V_D^+ supply lines can cause conversion errors; the comparator will respond to the noise. The ADC is especially sensitive to any power supply spikes that occur during the auto-zero or linearity correction. The minimum power supply bypassing capacitors recommended are low inductance tantalum capacitors of 10 μF or greater paralleled with 0.1 μF monolithic ceramic capacitors. More or different bypassing may be necessary depending on the overall system requirements. Separate bypass capacitors should be used for the V_A^+ and V_D^+ supplies and placed as close as possible to these pins.

10.0 GROUNDING

The ADC12030/2/4/8's performance can be maximized through proper grounding techniques. These include the use of separate analog and digital areas of the board with analog and digital components and traces located only in their respective areas. Bypass capacitors of 0.01 μ F and 0.1 μ F surface mount capacitors and a 10 μ F are recommended at each of the power supply pins for best performance. These

capacitors should be located as close to the bypassed pin as practical, especially the smaller value capacitors.

11.0 CLOCK SIGNAL LINE ISOLATION

The ADC12030/2/4/8's performance is optimized by routing the analog input/output and reference signal conductors as far as possible from the conductors that carry the clock signals to the CCLK and SCLK pins. Maintaining a separation of at least 7 to 10 times the height of the clock trace above its reference plane is recommended.

12.0 THE CALIBRATION CYCLE

A calibration cycle needs to be started after the power supplies, reference, and clock have been given enough time to stabilize after initial turn-on. During the calibration cycle, correction values are determined for the offset voltage of the sampled data comparator and any linearity and gain errors. These values are stored in internal RAM and used during an analog-to-digital conversion to bring the overall full-scale, offset, and linearity errors down to the specified limits. Full-scale error typically changes ± 0.4 LSB over temperature and linearity error changes even less; therefore it should be necessary to go through the calibration cycle only once after power up if the Power Supply Voltage and the ambient temperature do not change significantly (see the curves in the Typical Performance Characteristics).

13.0 THE AUTO-ZERO CYCLE

To correct for any change in the zero (offset) error of the A/D, the auto-zero cycle can be used. It may be necessary to do an auto-zero cycle whenever the ambient temperature or the power supply voltage change significantly. (See the curves titled "Zero Error Change vs. Ambient Temperature" and "Zero Error Change vs. Supply Voltage" in the Typical Performance Characteristics.)

14.0 DYNAMIC PERFORMANCE

Many applications require the A/D converter to digitize AC signals, but the standard DC integral and differential nonlinearity specifications will not accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise (S/N), signal-to-noise + distortion ratio (S/(N + D)), effective bits, full power bandwidth, aperture time and aperture jitter are quantitative measures of the A/D converter's capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. S/(N + D) and S/N are calculated from the resulting FFT data, and a spectral plot may also be obtained. Typical values for S/N are shown in the table of Electrical Characteristics, and spectral plots of S/(N + D) are included in the typical performance curves.

The A/D converter's noise and distortion levels will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. This can be seen in the S/(N + D) versus frequency curves.

Effective number of bits can also be useful in describing the A/D's noise and distortion performance. An ideal A/D converter will have some amount of quantization noise, determined by its resolution, and no distortion, which will yield an optimum S/(N + D) ratio given by the following equation:

$$S/(N + D) = (6.02 \times n + 1.76) dB$$

where "n" is the A/D's resolution in bits.

Since the ideal A/D converter has no distortion, the effective bits of a real A/D converter, therefore, can be found by:

n(effective) = ENOB = (S/(N + D) - 1.76 / 6.02)

As an example, this device with a differential signed 5V, 1 kHz sine wave input signal will typically have a S/(N + D) of 77 dB, which is equivalent to 12.5 effective bits.

15.0 AN RS232 SERIAL INTERFACE

Shown on the following page is a schematic for an RS232 interface to any IBM and compatible PCs. The DTR, RTS, and CTS RS232 signal lines are buffered via level translators and connected to the ADC12038's DI, SCLK, and DO pins, respectively. The D flip flop drives the CS control line.



1135444

Note: V_{A^+} , V_{D^+} , and V_{REF^+} on the ADC12038 each have 0.01 μ F and 0.1 μ F chip caps, and 10 μ F tantalum caps. All logic devices are bypassed with 0.1 μ F caps. The assignment of the RS232 port is shown below

			B7	B6	B5	B4	B3	B2	B1	B0
COM1	Input Address	3FE	Х	Х	Х	CTS	Х	Х	Х	Х
	Output Address	3FC	Х	Х	Х	0	Х	Х	RTS	DTR

A sample program, written in Microsoft QuickBasic, is shown on the next page. The program prompts for data mode select instruction to be sent to the A/D. This can be found from the Mode Programming table shown earlier. The data should be entered in "1"s and "0"s as shown in the table with DI0 first. Next the program prompts for the number of SCLKs required for the programmed mode select instruction. For instance, to send all "0"s to the A/D, selects CH0 as the +input, CH1 as the –input, 12-bit conversion, and 13-bit MSB first data output format (if the sign bit was not turned off by a previous instruction). This would require 13 SCLK periods since the output data format is 13 bits.

The ADC powers up with No Auto Cal, No Auto Zero, 10 CCLK Acquisition Time, 12-bit conversion, data out with sign,

power up, 12- or 13-bit MSB first, and user mode. Auto Cal, Auto Zero, Power Up and Power Down instructions do not change these default settings. The following power up sequence should be followed:

- 1. Run the program
- 2. Prior to responding to the prompt apply the power to the ADC12038
- 3. Respond to the program prompts

It is recommended that the first instruction issued to the ADC12038 be Auto Cal (see Section 1.1).

ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038

Code Listing: 'variables DOL=Data Out word length, DI=Data string for A/D DI input, 1 DO=A/D result string 'SET CS# HIGH 'set RTS HIGH OUT &H3FC, (&H2 OR INP (&H3FC)) &H3FC, (&HFE AND INP(&H3FC)) 'set DTR LOW OUT OUT &H3FC, (&HFD AND INP(&H3FC)) 'set RTS LOW OUT &H3FC, (&HEF AND INP(&H3FC)) 'set B4 low 10 LINE INPUT "DI data for ADC12038 (see Mode Table on data sheet)"; DI\$ INPUT "ADC12038 output word length (8,9,12,13,16 or 17)"; DOL 20 'SET CS# HIGH OUT &H3FC, (&H2 OR INP (&H3FC)) 'set RTS HIGH 'set DTR LOW &H3FC, (&HFE AND INP(&H3FC)) OUT OUT &H3FC, (&HFD AND INP(&H3FC)) 'set RTS LOW 'SET CS# LOW OUT &H3FC, (&H2 OR INP (&H3FC)) 'set RTS HIGH OUT &H3FC, (&H1 OR INP(&H3FC)) 'set DTR HIGH OUT &H3FC, (&HFD AND INP(&H3FC)) 'set RTS LOW DO\$= w // 'reset DO variable OUT &H3FC, (&H1 OR INP(&H3FC)) 'SET DTR HIGH OUT &H3FC, (&HFD AND INP(&H3FC)) 'SCLK low FOR N=1 TO 8 Temp\$=MID\$(DI\$,N,1) IF Temp\$="0" THEN OUT &H3FC,(&H1 OR INP(&H3FC)) ELSE OUT &H3FC, (&HFE AND INP(&H3FC)) END IF 'out DI OUT &H3FC, (&H2 OR INP(&H3FC)) 'SCLK high IF (INP(&H3FE) AND 16)=16 THEN DO\$=DO\$+"0" ELSE DO\$=DO\$+"1" END IF 'input DO OUT &H3FC, (&H1 OR INP(&H3FC)) 'SET DTR HIGH OUT &H3FC, (&HFD AND INP(&H3FC)) 'SCLK low NEXT N IF DOL>8 THEN FOR N=9 TO DOL OUT &H3FC, (&H1 OR INP(&H3FC)) 'SET DTR HIGH OUT &H3FC, (&HFD AND INP(&H3FC)) 'SCLK low OUT &H3FC, (&H2 OR INP(&H3FC)) 'SCLK high IF (INP(&H3FE) AND &H10)=&H10 THEN DO\$=DO\$+"0" ELSE DO\$=DO\$+"1" END IF NEXT N END IF OUT &H3FC, (&HFA AND INP(&H3FC)) 'SCLK low and DI high FOR N=1 TO 500 NEXT N PRINT DO\$ INPUT "Enter "C" to convert else "RETURN" to alter DI data"; s\$ IF s\$="C" OR s\$="c" THEN GOTO 20 ELSE GOTO 10 END IF END



ADC12H030/ADC12H032/ADC12H034/ADC12H038, ADC12030/ADC12032/ADC12034/ADC12038





Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560