November 1999

ADC10154/ADC10158 10-Bit Plus Sign 4 µs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference

National Semiconductor

ADC10154/ADC10158 10-Bit Plus Sign 4 µs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference

General Description

The ADC10154 and ADC10158 are CMOS 10-bit plus sign successive approximation A/D converters with versatile analog input multiplexers, track/hold function and a 2.5V band-gap reference. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The input track/hold is implemented using a capacitive array and sampled-data comparator.

Resolution can be programmed to be 8-bit, 8-bit plus sign, 10-bit or 10-bit plus sign. Lower-resolution conversions can be performed faster.

The variable resolution output data word is read in two bytes, and can be formatted left justified or right justified, high byte first.

Applications

- Process control
- Instrumentation
- Test equipment

Features

- 4- or 8- channel configurable multiplexer
- Analog input track/hold function
- 0V to 5V analog input range with single +5V power supply
- –5V to +5V analog input voltage range with ±5V supplies
- Fully tested in unipolar (single +5V supply) and bipolar (dual ±5V supplies) operation
- Programmable resolution/speed and output data format
- Ratiometric or Absolute voltage reference operation
- No zero or full scale adjustment required
- No missing codes over temperature
- Easy microprocessor interface

Key Specifications

Resolution 10-bit plus sign Integral linearity error ±1 LSB (max) Unipolar power dissipation 33 mW (max) Conversion time (10-bit + sign) 4.4 µs (max) Conversion time (8-bit) 3.2 µs (max) Sampling rate (10-bit + sign) 166 kHz Sampling rate (8-bit) 207 kHz Band-gap reference 2.5V ±2.0% (max)



© 1999 National Semiconductor Corporation DS011225

ADC10154/ADC10158

Connection	Diagram	າຣ	
Dual-	in-Line and S	0 P	ackages
	\bigcirc		
AV ⁺	1	24	— DV ⁺
cs –	2	23	- WR
RD -	3	22	— CLK
сно —	4	21	- INT
СН 1 —	5	20	— DBO (MAO)
СН2 —	6	19	— DB1 (MA1)
снз —	7	18	— DB2 (MA2)
V _{REF} OUT -	8	17	— DB3 (MA3)
V _{REF} +	9	16	— DB4
V _{REF}	10	15	— DB5 (U∕S)
v- —	11	14	— DB6 (8/10)
DGND —	12	13	— DB7 (L/R)
			DS011225-2
	Top Viev	N	
Or	der Number A	DC	10154
NS	Package Num	be	r M24B
Pin Descrip	otions		



Pin Descriptions

	•
AV+	This is the positive analog supply. This pin should be bypassed with a 0.1 μF ceramic capacitor and a 10 μF tantalum capacitor to the system analog ground.
DV+	This is the positive digital supply. This supply pin also needs to be bypassed with 0.1 μ F ce- ramic and 10 μ F tantalum capacitors to the system digital ground. AV ⁺ and DV ⁺ should be bypassed separately and tied to same power supply.
DGND	This is the digital ground. All logic levels are re- ferred to this ground.
V-	This is the negative analog supply. For unipolar operation this pin may be tied to the system analog ground or to a negative supply source. It should not go above DGND by more than 50 mV. When bipolar operation is required, the voltage on this pin will limit the analog input's negative voltage level. In bipolar operation this supply pin needs to be bypassed with 0.1 μ F ceramic and 10 μ F tantalum capacitors to the system analog ground.
V _{ref} *, V _{ref} ⁻	These are the positive and negative reference inputs. The voltage difference between $V_{\rm REF}^+$ and $V_{\rm REF}^-$ will set the analog input voltage span.
V _{REF} Out	This is the internal band-gap voltage reference output. For proper operation of the voltage reference, this pin needs to be bypassed with a 330 μ F tantalum or electrolytic capacitor.
CS	This is the chip select input. When a logic low is applied to this pin the $\overline{\text{WR}}$ and $\overline{\text{RD}}$ pins are enabled.

- RD This is the read control input. When a logic low is applied to this pin the digital outputs are enabled and the $\overline{\text{INT}}$ output is reset high.
- WR This is the write control input. The rising edge of the signal applied to this pin selects the multiplexer channel and initiates a conversion.
- INT This is the interrupt output. A logic low at this output indicates the completion of a conversion.
- CLK This is the clock input. The clock frequency directly controls the duration of the conversion time (for example, in the 10-bit bipolar mode $t_{\rm C}$ = 22/f_{CLK}) and the acquisition time (t_{\rm A} = 6/f_{CLK}).
- DB0(MA0) These are the digital data inputs/outputs. DB0 $-DB7 (L/\overline{R})$ is the least significant bit of the digital output word; DB7 is the most significant bit in the digital output word (see the Output Data Configuration table). MA0 through MA4 are the digital inputs for the multiplexer channel selection (see the Multiplexer Addressing tables). U/\overline{S} (Unsigned/Signed), 8/10, (8/10-bit resolution) and L/\overline{R} (Left/Right justification) are the digital input bits that set the A/D's output word format and resolution (see the Output Data Configuration table). The conversion time is modified by the chosen resolution (see Electrical AC Characteristics table). The lower the resolution, the faster the conversion will be. CH0-CH7

These are the analog input multiplexer channels. They can be configured as single-ended inputs, differential input pairs, or pseudo-differential inputs (see the Multiplexer Addressing tables for the input polarity assignments).

Absolute Maximum Ratings (Notes 1, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Distributors for availability and s	pecifications.	Operating Rat	ings (Notes 2, 3)
Positive Supply Voltage		Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
$(V^+ = AV^+ = DV^+)$	6.5V	ADC10154CIWM.	
Negative Supply Voltage (V ⁻)	-6.5V	ADC10158CIN,	
Total Supply Voltage (V ⁺ – V ⁻)	13V	ADC10158CIWM	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Total Reference Voltage		Positive Supply	
$(V_{REF}^{+} - V_{REF}^{-})$	6.6V	Voltage	
Voltage at Inputs and		$(V^{+} = AV^{+} = DV^{+})$	4.5 V_{DC} to 5.5 V_{DC}
Outputs	$V^ 0.3 V$ to $V^+ + 0.3 V$	Unipolar Negative	
Input Current at Any Pin (Note 4)	±5 mA	Supply Voltage	
Package Input Current (Note 4)	±20 mA	(V ⁻)	DGND
Package Dissipation at		Bipolar Negative	
$T_A = 25^{\circ}C$ (Note 5)	500 mW	Supply Voltage	
ESD Susceptibility (Note 6)	2000V	(V ⁻)	-4.5V to -5.5V
Soldering Information		$V^{+} - V^{-}$	11V
N Packages (10 Sec)	260°C	V _{REF} *	AV ⁺ + 0.05 V _{DC} to V ⁻ – 0.05 V _{DC}
J Packages (10 Sec)	300°C	V _{REF} ⁻	AV ⁺ + 0.05 V _{DC} to V ⁻ – 0.05 V _{DC}
SO Package (Note 7):		V _{REF}	
Vapor Phase (60 Sec)	215°C	$(V_{REF}^{+} - V_{REF}^{-})$	0.5 V_{DC} to V ⁺
Infrared (15 Sec)	220°C		

Storage Temperature Ceramic DIP Packages Plastic DIP and SO Packages

Electrical Characteristics

The following specifications apply for V⁺ = AV⁺ = DV⁺ = + 5.0 V_{DC}, V_{REF}⁺ = 5.000 V_{DC}, V_{REF}⁻ = GND, V⁻ = GND for unipolar operation or V⁻ = -5.0 V_{DC} for bipolar operation, and f_{CLK} = 5.0 MHz unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = 25 °C. (Notes 8, 9, 12)**

Symbol	Parameter	Conditions	Typical	CIN and CIWM	Units	
			(Note 10)	Suffixes	(Limit)	
				Limits		
				(Note 11)		
UNIPOL	AR CONVERTER AND MULTIPLEX	ER STATIC CHARACTE	RISTICS			
	Resolution			10 + Sign	Bits	
	Unipolar Integral	$V_{REF}^{+} = 2.5V$	±0.5		LSB	
	Linearity Error	$V_{REF}^{+} = 5.0V$		±1	LSB (Max)	
	Unipolar Full-Scale Error	V _{REF} ⁺ = 2.5V	±0.5		LSB	
		$V_{REF}^{+} = 5.0V$		±1.5	LSB (Max)	
	Unipolar Offset Error	V _{REF} ⁺ = 2.5V	±1		LSB	
		$V_{REF}^{+} = 5.0V$		±2	LSB (Max)	
	Unipolar Total Unadjusted	V _{REF} ⁺ = 2.5V	±1.5		LSB	
	Error (Note 13)	$V_{REF}^{+} = 5.0V$		±2.5	LSB (Max)	
	Unipolar Power Supply	$V^{+} = +5V \pm 10\%$				
	Sensitivity	$V_{REF}^{+} = 4.5V$				
	Offset Error		±0.25	±1	LSB (Max)	
	Full-Scale Error		±0.25	±1	LSB (Max)	
	Integral Linearity Error		±0.25		LSB	
BIPOLA	R CONVERTER AND MULTIPLEXE	R STATIC CHARACTER	ISTICS			
	Resolution			10 + Sign	Bits	
	Bipolar Integral	$V_{REF}^{+} = 5.0V$		±1	LSB (Max)	
	Linearity Error					
	Bipolar Full-Scale Error	$V_{REF}^{+} = 5.0V$		±1.25	LSB (Max)	

ADC10154/ADC10158

-65°C to +150°C -40°C to +150°C

for T _A	llowing specifications apply for V ⁺ = A ration or V ⁻ = $-5.0 V_{DC}$ for bipolar op = T _J = T _{MIN} to T _{MAX} ; all other limits	eration, and $f_{CLK} = 5.0$ MI $\Gamma_A = T_1 = 25^{\circ}C$. (Notes 8,	Hz unless otherw 9, 12)	c, VREF – GND, V – vise specified. Boldface	SND for unipo
Symbol	Parameter	Conditions	Typical (Note 10)	CIN and CIWM Suffixes	Units (Limit)
				Limits	
				(Note 11)	
BIPOLA	R CONVERTER AND MULTIPLEXER		STICS		
	Bipolar Negative Full-Scale	$V_{REF}^{+} = 5.0V$			
	Error with Positive-Full			±1.25	LSB (Max
	Scale Adjusted				
	Bipolar Offset Error	$V_{REF}^{+} = 5.0V$		±2.5	LSB (Max
	Bipolar Total Unadjusted	$V_{REF}^+ = 5.0V$		±3	LSB (Max
	Error (Note 13)				
	Bipolar Power Supply				
	Sensitivity				
	Offset Error	$V^{+} = +5V \pm 10\%$	±0.5	±2.5	LSB (Max
	Full-Scale Error	$V_{REF}^{+} = 4.5V$	±0.5	±1.5	LSB (Max
	Integral Linearity Error		±0.25		LSB
	Offset Error	$V^{-} = -5V \pm 10\%$	±0.25	±0.75	LSB (Max
	Full-Scale Error	$V_{REF}^{+} = 4.5V$	±0.25	±0.75	LSB (Max
	Integral Linearity Error		±0.25		LSB
UNIPOL	AR AND BIPOLAR CONVERTER AN	ID MULTIPLEXER STATI	C CHARACTER	ISTICS	
	Missing Codes			0	
	DC Common Mode	$V_{IN}^{+} = V_{IN}^{-}$			
	Error (Note 14)	= V _{IN} where			
	Bipolar	+5.0V \ge V _{IN} \ge -5.0V	±0.25	±0.75	LSB (Max
	Unipolar	+5.0V \ge V _{IN} \ge 0V	±0.25	±0.5	LSB (Max
R_{REF}	Reference Input Resistance		7	4.5	kΩ (Max
				9.5	kΩ (Max
C_{REF}	Reference Input Capacitance		70		pF
V _{AI}	Analog Input Voltage			(V ⁺ +0.05)	V (Max)
				(V ⁻ –0.05)	V (Min)
C _{AI}	Analog Input Capacitance		30		pF
	Off Channel Leakage	On Channel = 5V	-400	-1000	nA (Max
	Current	Off Channel = 0V			
	(Note 15)	On Channel = 0V	400	1000	nA (Max)
		Off Channel = 5V			

Electrical Characteristics The following specifications apply for V⁺ = AV⁺ = DV⁺ = + 5.0 V_{DC}, V_{REF}⁺ = 5.000 V_{DC}, V_{REF}⁻ = GND, V⁻ = GND for unipolar operation or V⁻ = -5.0 V_{DC} for bipolar operation, and f_{CLK} = 5.0 MHz unless otherwise specified. **Boldface limits apply for T_A** = **T_J** = **T_{MIN} to T_{MAX}**; all other limits T_A = T_J = 25°C. (Notes 8, 9, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 10)	(Note 11)	(Limit)
DYNAMIC	CONVERTER AND MULTIPLEXER CH	ARACTERISTICS			
S/(N+D)	Unipolar Signal-to-Noise+	f_{IN} = 10 kHz, V_{IN} = 4.85 V_{p-p}	60		dB
	Distortion Ratio	f_{IN} = 150 kHz, V_{IN} = 4.85 V_{p-p}	58		dB
S/(N+D)	Bipolar Signal-to-Noise+	$f_{IN} = 10 \text{ kHz}, V_{IN} = \pm 4.85 \text{V}$	60		dB
	Distortion Ratio	$f_{IN} = 150 \text{ kHz}, V_{IN} = \pm 4.85 \text{V}$	58		dB
	-				

	Para	ameter	= DV^+ = + 5.0 V _{DC} , V _{REF} ⁺ = 5.000 V _D and f _{CLK} = 5.0 MHz unless otherwise 5°C. (Notes 8, 9, 12) Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limit)
YNAMIC	CONVERTER AND	MULTIPLEXER C	HARACTERISTICS			
	–3 dB Unipolar Fu	III	$V_{IN} = 4.85 V_{p-p}$	200		kHz
	Power Bandwidth					
	-3 dB Bipolar Ful		$V_{IN} = \pm 4.85 V$	200		kHz
	Power Bandwidth					
			eration $V^- = GND$ Only)			
REFOut	Reference Output	0		2.5 ±1%	2.5 ± 2%	V (Max)
$V_{REF}/\Delta t$	VREFOut Temper	1		40		ppm/°C
$V_{REF}/\Delta I_{L}$	Load Regulation	Sourcing	$0 \text{ mA} \leq I_{L} \leq +4 \text{ mA}$	0.003	0.1	%/mA (Max)
		Sinking	$0 \text{ mA} \ge I_{L} \ge -1 \text{ mA}$	0.2	0.6	%/mA (Max)
	Line Regulation		$4.5V \le V^+ \le 5.5V$	0.5	6	mV (Max)
	Short Circuit Curr		VREFOut = 0V	14	25	mA (Max)
$V_{\text{REF}}/\Delta t$	Long-Term Stabili	ty	0.000.5	200		ppm/1 kHr
U	Start-Up Time		C _L = 330 μF	20		ms
	ND DC CHARACT) (t)			
N(1)	Logical "1" Input \	-	$V^+ = 5.5V$		2.0	V (Min)
N(0)	Logical "0" Input \		$V^+ = 4.5V$	0.005	0.8	V (Max)
(1)	Logical "1" Input ($V_{IN} = 5.0V$	0.005	2.5	µA (Max)
(0)	Logical "0" Input 0		$V_{IN} = 0V$ $V^+ = 4.5V$:	-0.005	-2.5	µA (Max)
OUT(1)	Logical "1" Output	vollage				
			$I_{OUT} = -360 \ \mu A$		2.4	V (Min)
	Logical "0" Output	Voltaga	I _{OUT} = -10 μA V ⁺ = 4.5V		4.25	V (Min)
OUT(0)		vollage			0.4	V (Max)
	TRI-STATE® Out		$I_{OUT} = 1.6 \text{ mA}$ $V_{OUT} = 0V$	-0.01	-3	µA (Max)
DUT			$V_{OUT} = 5V$ $V_{OUT} = 5V$	0.01	-3	μΑ (Max) μΑ (Max)
SC	Output Short Circ	uit Source Current	$V_{OUT} = 0V$	-40	-10	mA (Min)
sc	Output Short Circ		$V_{OUT} = DV^+$	30	10	mA (Min)
SC	Sink Current	un	VOUT - DV	50	10	
+	Digital Supply Cur	rent	$\overline{CS} = HIGH$	0.75	2	mA (Max)
IT		Tent	$\overline{\text{CS}}$ = HIGH, f_{CLK} = 0 Hz	0.15	2	mA (Max)
+	Analog Supply Cu	irrent	$\overline{CS} = HIGH$	3	4.5	mA (Max)
		inent	$\overline{\text{CS}}$ = HIGH, f_{CLK} = 0 Hz	3	4.0	mA (Max)
	Negative Supply (3.5	4.5	mA (Max)
		Junon	$\overline{\text{CS}}$ = HIGH, f _{CLK} = 0 Hz	3.5	-110	mA (Max)
	Reference Input C	urrent	0.7	1.1	mA (Max)	

ADC10154/ADC10158

$\begin{tabular}{ c c c c c } \hline Symbol & Parameter & Conditions & Typical (Note 10) \\ \hline AC CHARACTERISTICS & & & & & & & & & & & & & & & & & & &$		D for unipolar apply for T
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Limits (Note 11)	Units (Limit)
$\begin{array}{ c c c c c } \hline & 10 \\ \hline \\ $		1
$ \begin{array}{ c c c c c c } \hline Clock Duty Cycle \\ \hline t_{C} & Conversion \\ Time \\ \hline \\ $	5.0	MHz (Ma
$t_{C} \qquad \begin{array}{c c c c c c c c c c c c c c c c c c c $		kHz (Mir
$\begin{tabular}{ c c c c c c c } \hline Time & \hline Time & \hline T_{CLK} = 5.0 \ MHz & \hline$	20	% (Min)
$\begin{tabular}{ c c c c c c c } \hline Time & \hline Time & \hline T_{CLK} = 5.0 \ MHz & \hline$	80	% (Max
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	16	1/f _{CLK}
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	3.2	µs (Max
$\begin{tabular}{ c c c c c c } \hline 10-Bit Unipolar Mode & \hline f_{CLK} = 5.0 \ MHz & \hline f_{CL} = 5.0 \ MHz & \hline$		1/f _{CLK}
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	3.6	µs (Max
$\begin{tabular}{ c c c c c } \hline 10-Bit Bipolar Mode & \hline f_{CLK} = 5.0 \ MHz & \hline f_{CL} = 100 \ pF & 25 \ mmu & \hline f_{MN} & \hline f_{$	4.0	1/f _{CLK} μs (Max
$\begin{tabular}{ c c c c c c c } \hline f_{\rm CLK} &= 5.0 \mbox{ MHz} & \hline f_{\rm CLK} &= 100 \mbox{ pc} & \hline f_{\rm CL} &= 100 \mbox{ pF} & 25 \mbox{ mWr} \mbox{ MR} \mbox{ mR} & \ f_{\rm MH} & \ f_{\rm ML} & \mbox{ mR} & \ f_{\rm MH} & \ f_{\rm ML} & \ f_{\rm MH} & \ f_{\rm ML} & \ f_{\rm MH} $	22	· · ·
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	4.4	1/f _{CLK} µs (Max
$\begin{tabular}{ c c c c c c } \hline t_{CR} & Delay between Falling Edge of \overline{RD} & $t_{CLK} = 5.0 \ MHz$ & 0 \\ \hline \hline CS$ and Falling Edge of \overline{RD} & 0 \\ \hline \hline CS$ and Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{CW} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline r_{CW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline \hline \hline \hline r_{WC} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WC} & Delay between Rising Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WC} & Delay between Rising Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WC} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WC} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WW} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline \hline \hline \hline r_{WW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline \hline \hline \hline r_{WW} & Delay between Falling Edge of \overline{WR} & 0 \\ \hline \hline \hline \hline r_{WW} & Delay between Falling Edge of \overline{WR} & 0 \\ \hline \hline \hline \hline r_{WW} & $W\overline{R}$ Pulses Width $$ 25 \\ \hline \hline \hline \hline \hline r_{WW} & $W\overline{R}$ Pulses Width $$ 25 \\ \hline \hline \hline \hline \hline r_{WW} & Delay from Rising Edge $$ 0 \\ \hline \hline \hline \hline \hline r_{WR} & Delay from Rising Edge $$ 0 \\ \hline \hline \hline \hline r_{WR} & Delay from Rising Edge $$ $C_L = 100 \ pF$ $$ 25 \\ \hline \hline \hline \hline \hline r_{WI} & $Telay from Falling Edge $$ O $$ $C_L = 100 \ pF$ $$ 25 \\ \hline \hline \hline \hline r_{WI} & $Telay from Falling Edge $$ O $$ $C_L = 100 \ pF$ $$ $$ 25 \\ \hline \hline \hline \hline \hline r_{WI} & $Delay from Falling Edge $$ O $$ $C_L = 100 \ pF$ $$ $$ $$ 25 \\ \hline \hline \hline \hline \hline r_{WI} & $Telay from Falling Edge $$ O $$ $C_L = 100 \ pF$ $$ $$ $$ $$ 25 \\ \hline \hline \hline \hline r_{H1} $$ $$ $$ $$ $Delay from Falling Edge $$ $$ O $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	6	1/f _{CLK}
$\begin{array}{c c} t_{CR} & Delay between Falling Edge of \overline{RD} & 0 \\ \hline CS and Falling Edge of \overline{RD} & 0 \\ \hline RD and Rising Edge of \overline{CS} & 0 \\ \hline RD and Rising Edge of \overline{CS} & 0 \\ \hline t_{CW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{CW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{WC} & Delay between Rising Edge of \overline{CS} & 0 \\ \hline t_{RW} & Delay between Rising Edge of \overline{CS} & 0 \\ \hline t_{RW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{WC} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline t_{WC} & Delay between Falling Edge of \overline{CS} & 0 \\ \hline t_{WW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{WW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{WW} & Delay between Falling Edge of \overline{VR} & 0 \\ \hline t_{WW} & WR Pulse Width & 25 \\ \hline t_{WS} & \overline{WR} High to CLK+2 Low Set-Up Time $$ \\ \hline t_{DH} & Data Set-Up Time $$ & 6 \\ \hline t_{DH} & Data Set-Up Time $$ & 0 \\ \hline t_{WR} & Delay from Rising Edge $$ & 0 \\ \hline t_{WR} & Delay from Rising Edge $$ & 0 \\ \hline t_{WR} & Delay from Rising Edge $$ & 0 \\ \hline t_{WR} & Delay from Rising Edge $$ & 0 \\ \hline t_{WI}, $$ t_{R1}$ & Delay from Falling Edge of CLK+2 to $$ \\ \hline Edge of \overline{RD} to Output Data Valid) $$ \\ \hline t_{WI}, $$ t_{R1}$ & Delay from Falling Edge of CLK+2 to $$ \\ \hline falling Edge of \overline{NT} $$ \\ \hline t_{IH}, $$ t_{OH}$ & TRI-STATE Control (Delay from $$ C_L = 10 $$ pF, $$ R_L = 1 $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	1.2	μs
$\begin{tabular}{ c c c c c } \hline \hline CS and Falling Edge of \overline{RD} & & & & & & & & & & & & & & & & & & &$	5	ns (Min
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ū	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	ns (Min
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
of \overline{CS} and Falling Edge of \overline{WR} 0 t_{WC} Delay between Rising Edge of \overline{WR} and Rising Edge of \overline{CS} 0 t_{RW} Delay between Falling Edge of \overline{RD} and Falling Edge of \overline{WR} 0 $t_{W(WR)}$ \overline{WR} Pulse Width25 $t_{W(WR)}$ \overline{WR} High to $CLK \div 2$ Low Set-Up Time6 t_{DH} Data Set-Up Time6 t_{DH} Data Hold Time0 t_{WR} Delay from Rising Edge of \overline{WR} to Rising Edge \overline{RD} 0 t_{WR} Delay from Rising Edge \overline{RD} 25 t_{MR} Delay from Falling Edge of \overline{WR} or \overline{RD} to Output Data Valid)0 $t_{WI, t_{RI}}$ Delay from Falling Edge of CLK ÷ 2 to Falling Edge of \overline{INT} 40 $t_{IH, t_{OH}}$ TRI-STATE Control (Delay from Rising Edge)CL = 10 pF, RL = 1 k\Omega 20 t_{RR} Delay between Successive \overline{RD} Pulses25	5	ns (Min
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	ns (Min
$\begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{tabular}{ c c c c c c } \hline $\mathbf{v}_{\mathbf{W}}$ & $\mathbf{v}_{\mathbf{R}}$ Pulse Width & 25 \\ \hline $\mathbf{t}_{\mathbf{WS}}$ & $\overline{\mathbf{WR}}$ Pulse Width & 25 \\ \hline $\mathbf{t}_{\mathbf{WS}}$ & $\overline{\mathbf{WR}}$ High to $CLK$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	5	ns (Min
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	50	ns (Min
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	ns (Max
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15	ns (Max
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	ns (Max
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	ns (Min
$\begin{tabular}{ c c c c c c } \hline Edge of \overline{RD} to Output Data Valid) \\ \hline t_{WI}, t_{RI} & Delay from Falling Edge of INT & C_L = 100 \ pF & 25 \\ \hline of \overline{WR} or \overline{RD} to Reset of INT & 40 \\ \hline t_{INTL} & Delay from Falling Edge of CLK÷2 to Falling Edge of INT & 40 \\ \hline t_{1H}, t_{OH} & TRI-STATE Control (Delay from Rising Edge of \overline{RD} to Hi-Z State) & C_L = 10 \ pF, R_L = 1 \ k\Omega & 20 \\ \hline t_{RR} & Delay between Successive & 25 \\ \hline RD \ Pulses & 25 \\ \hline \end{tabular}$		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	45	ns (Max
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	40	ns (Max
IntermFalling Edge of \overline{INT} 40 t_{1H}, t_{0H} TRI-STATE Control (Delay from Rising Edge of \overline{RD} to Hi-Z State) $C_L = 10 \text{ pF}, R_L = 1 \text{ k}\Omega$ 20 t_{RR} Delay between Successive \overline{RD} Pulses25		
Rising Edge of RD to Hi-Z State) 25 t _{RR} Delay between Successive 25 RD Pulses 25		ns
t _{RR} Delay between Successive 25	35	ns (Max
RD Pulses		
	50	ns (Min
t Dolay between Last Pising Edge		
t _P Delay between Last Rising Edge		
of RD and the Next Falling 20	50	ns (Min
Edge of WR		
C _{IN} Capacitance of Logic Inputs 5		pF

Electrical Characteristics (Continued)

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < V^-$ or $V_{IN} > AV^+$ or DV^+), the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{Jmax} = 150^{\circ}$ C. The typical thermal resistance (θ_{IA}) of these parts when board mounted follow: ADC10154 with BIN and CIN suffixes 65^oC/W, ADC10154 with BIJ, CIJ and CMJ suffixes 49^oC/W, ADC10154 with BIW and CIWM suffixes 72^oC/W, ADC10158 with BIN and CIN suffixes 59^oC/W, ADC10158 with BIJ, CIJ, and CMJ suffixes 46^oC/W, ADC10158 with BIW and CIWM suffixes 68^oC/W.

Note 6: Human body model, 100 pF capacitor discharged through a 1.5 $k\Omega$ resistor.

Note 7: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post-1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 8: Two on-chip diodes are tied to each analog input as shown below. They will forward-conduct for analog input voltages one diode drop below V⁻ supply or one diode drop greater than V⁺ supply. Be careful during testing at low V⁺ levels (4.5V), as high level analog inputs (5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors for analog inputs near full-scale. The specification allows 50 mV forward bias of either diode; this means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. This means that if AV⁺ and DV⁺ are minimum (4.5 V_{DC}) and V⁻ is a maximum (-4.5 V_{DC}) full scale must be $\leq \pm 4.55$ V_{DC}.



Note 9: A diode exists between AV⁺ and DV⁺ as shown below.



To guarantee accuracy, it is required that the AV⁺ and DV⁺ be connected together to a power supply with separate bypass filter at each V⁺ pin.

Note 10: Typicals are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 12: One LSB is referenced to 10 bits of resolution.

Note 13: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.

Note 14: For DC Common Mode Error the only specification that is measured is offset error.

Note 15: Channel leakage current is measured after the channel selection.

Note 16: All the timing specifications are tested at the TTL logic levels, V_{II} = 0.8V for a falling edge and V_{IH} = 2.0V for a rising.





ADC10154/ADC10158



10





	TABLE 1. ADC10154 and ADC10158 Output Data Configuration													
Resolution	Output Control Input Data Bus Output Assignment Resolution Data Format Data													
		8/10	U/S	L/R	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
10-Bits + Sign	Right-Justified	L	L	L	Sign	Sign	Sign	Sign	Sign	Sign	MSB	9	First Byte Read	
					8	7	6	5	4	3	2	LSB	Second Byte Read	
10-Bits + Sign	Left-Justified	L	L	Н	Sign	MSB	9	8	7	6	5	4	First Byte Read	
					3	2	LSB	L	L	L	L	L	Second Byte Read	
10-Bits	Right-Justified	L	Н	L	L	L	L	L	L	L	MSB	9	First Byte Read	
					8	7	6	5	4	3	2	LSB	Second Byte Read	
10-Bits	Left-Justified	L	Н	Н	MSB	9	8	7	6	5	4	3	First Byte Read	
					2	LSB	L	L	L	L	L	L	Second Byte Read	
8-Bits + Sign	Right-Justified	н	L	L	Sign	First Byte Read								
					MSB	7	6	5	4	3	2	LSB	Second Byte Read	
8-Bits + Sign	Left-Justified	н	L	Н	Sign	MSB	7	6	5	4	3	2	First Byte Read	
					LSB	L	L	L	L	L	L	L	Second Byte Read	
8-Bits	Right-Justified	н	Н	L	L	L	L	L	L	L	L	L	First Byte Read	
					MSB	7	6	5	4	3	2	LSB	Second Byte Read	
8-Bits	Left-Justified	н	Н	Н	MSB	7	6	5	4	3	2	LSB	First Byte Read	
					L	L	L	L	L	L	L	L	Second Byte Read	

	MU	X Add	ress		CS	WR	RD				Cha	nnel M	lumbe	ər			MUX
MA4	MA3	MA2	MA1	MA0]			CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	V_{REF}^{-}	Mode
Х	L	L	L	L	L		н	+	-								
Х	L	L	L	н	L		н	-	+								
Х	L	L	н	L	L		н			+	-						
Х	L	L	н	н	L	ਾ	н			-	+						Differential
Х	L	н	L	L	L		н					+	-				
Х	L	Н	L	н	L		н					-	+				
Х	L	Н	н	L	L		н							+	-		
Х	L	Н	н	н	L		н							-	+		
L	н	L	L	L	L		н	+								-	
L	н	L	L	н	L		н		+							-	
L	н	L	н	L	L		н			+						-	
L	н	L	н	Н	L	ਾ	н				+					-	Single-Ended
L	н	н	L	L	L		н					+				-	
L	н	н	L	Н	L		н						+			-	
L	н	н	н	L	L		н							+		-	
L	н	Н	н	н	L		н								+	-	
н	н	L	L	L	L		н	+							-		
Н	Н	L	L	H	L		Н		+						-		
н	Н	L	н	L	L		н			+					-		
Н	н	L	н	н	L	ਾ	н				+				-		Pseudo-Differentia
Н	н	Н	L	L	L		н					+			-		
н	н	Н	L	Н	L		н						+		-		
Н	н	Н	Н	L	L		н							+	-		
Х	Х	Х	Х	Х	L	ᅸ	L			Prev	ious C	hanne	I Conf	iguratio	on		

TABLE 2. ADC10158 Multiplexer Addressing

www.national.com

13

ŝ
2
$\overline{\Omega}$
ğ
₹
ñ
2
\mathbf{G}
9
~

Multiplexer Addressing and Output Data Configuration Tables (Continued) TABLE 3. ADC10154 Multiplexer Addressing

	MU	JX Addro	ess		CS	WR	RD	Channel Number				MUX	
MA4	MA3	MA2	MA1	MA0				CH0	CH1	CH2	CH3	V _{REF} ⁻	Mode
Х	X	L	L	L	L		Н	+	-				
Х	X	L	L	н	L	Ŀr	н	-	+				Differential
Х	X	L	н	L	L		н			+	-		
Х	X	L	н	н	L		н			-	+		
Х	L	н	L	L	L		н	+				-	
Х	L	н	L	н	L	٦r	н		+			-	Single-Ended
Х	L	н	н	L	L		н			+		-	
Х	L	н	н	н	L		н				+	-	
Х	н	н	L	L	L		Н	+			-		
Х	н	н	L	н	L	ъr	н		+		-		Pseudo-Differentia
Х	н	н	н	L	L		н			+	-		
Х	Х	Х	Х	Х	L	٦ĿF	L	Pr	evious C	hannel	Configur	ation	



1.0 Functional Description

The ADC10154 and ADC10158 use successive approximation to digitize an analog input voltage. Additional logic has been incorporated in the devices to allow for the programmability of the resolution, conversion time and digital output format. A capacitive array and a resistive ladder structure are used in the DAC portion of the A/D converters. The structure of the DAC allows a very simple switching scheme to provide a very versatile analog input multiplexer. Also, inherent in this structure is a sample/hold. A 2.5V CMOS band-gap reference is also provided on the ADC10154 and ADC10158.

1.1 DIGITAL INTERFACE

The ADC10154 and ADC10158 have eight digital outputs (DB0–DB8) and can be easily interfaced to an 8-bit data bus. Taking \overline{CS} and \overline{WR} low simultaneously will strobe the data word on the data-bus into the input latch. This word will be decoded to determine the multiplexer channel selection, the A/D conversion resolution and the output data format. The following table shows the input word data-bit assignment.

DB0	DB1	DB2	DB3	DB4	DB5	DB6	DB7
MA0	MA1	MA2	МАЗ	MA4	U/S	8/10	L/R

MUX Address

Control Input Data

DS011225-44

DB0 through DB4 are assigned to the multiplexer address data bits zero through four (MA0–MA4). *Tables 2, 3* describe the multiplexer address assignment. DB5 selects unsigned or signed (U/\overline{S}) operation. DB6 selects 8- or 10-bit resolution. DB7 selects left or right justification of the output data. Refer to *Table 1* for the effect the Control Input Data has on the digital output word.

The conversion process is started by the rising edge of \overline{WR} , which sets the "start conversion" bit inside the ADC. If this bit is set, the converter will start acquiring the input voltage on the next falling edge of the internal CLK÷2 signal. The acquisition period is 3 CLK÷2 periods, or 6 CLK periods. Immedi-

ately after the acquisition period the input signal is held and the actual conversion begins. The number of clocks required for a conversion is given in the following table:

Conversion Type	CLK÷2	CLK	
	Cycles	Cycles (N)	
8-Bit	8	16	
8-Bit + Sign	9	18	
10-Bit	10	20	
10-Bit + Sign	11	22	

Since the CLK÷2 signal is internal to the ADC, it is initially impossible to know which falling edge of CLK corresponds to the falling edge of CLK÷2. For the first conversion, the rising edge of WR should occur at least t_{WS} ns before any falling edge of CLK. If this edge happens to be on the rising edge of CLK÷1, this will add 2 CLK cycles to the total conversion time. The phase of the CLK÷2 signal can be determined at the end of the first conversion, when INT goes low. INT always goes low on the falling edge of the CLK÷2 signal. From the first falling edge of INT onward, every other falling edge of CLK will correspond to the falling edge of CLK÷2. With the phase of CLK÷2 now known, the conversion time can be minimized by taking \overline{WR} high at least t_{WS} ns before the falling edge of CLK÷2.

Upon completion of the conversion, \overline{INT} goes low to signal the A/D conversion result is ready to be read. Taking \overline{CS} and \overline{RD} low will enable the digital output buffer and put byte 1 of the conversion result on DB0 through DB7. The falling edge of \overline{RD} resets the \overline{INT} output high. Taking \overline{CS} and \overline{RD} low a second time will put byte 2 of the conversion result on DB7–DB0. Table 1 defines the DB0–DB7 assignment for different Control Input Data. The second read does not have to be completed before a new conversion is started.

Taking \overline{CS} , \overline{WR} and \overline{RD} low simultaneously will start a conversion without changing the multiplexer channel assignment or output configuration and resolution. The timing diagram in *Figure 3* shows the sequence of events that implement this function. Refer to Diagrams 1, 2, and 3 in the Timing Diagrams section for the timing constraints that must be met.



1.0 Functional Description (Continued)

Digital Interface Hints:

- Reads and writes can be completely asynchronous to CLK.
- In addition to the timing indicated in Diagrams 1–3, \overline{CS} can be tied low permanently or taken low for entire conversions, eliminating all the \overline{CS} guardbands (t_{CR} , t_{RC} , t_{CW} , t_{WC}).
- If CS is used as shown in Diagrams 1---3, the CS guardbands (t_{CR}, t_{RC}, t_{CW}, t_{WC}) between CS and the RD and WR signals can safely be ignored as long as the following two conditions are met:
- When initiating a write, CS and WR must be simultaneously low for at least t_{W(WR)} ns (see Diagram 1). The "start" conversion" bit will be set on the rising edge of WR or CS, whichever is first.
- 2) When reading data, understand that data will not be valid until t_{ACC} ns after *both* \overline{CS} and \overline{RD} go low. The output data will enter TRI-STATE t_{1H} ns or t_{0H} ns after *either* \overline{CS} or \overline{RD} goes high (see Diagrams 2 and 3).

1.2 ARCHITECTURE

Before a conversion is started, during the analog input sampling period, the sampled data comparator is zeroed. As the comparator is being zeroed the channel assigned to be the positive input is connected to the A/D's input capacitor. (See the Digital Interface section for a description of the assignment procedure.) This charges the input 32C capacitor of the DAC to the positive analog input voltage. The switches shown in the DAC portion of the detailed block diagram are set for this zeroing/acquisition period. The voltage at the input and output of the comparator are at equilibrium at this point in time. When the conversion is started the comparator feedback switches are opened and the 32C input capacitor is then switched to the assigned negative input voltage. When the comparator feedback switch opens a fixed amount of charge is trapped on the common plates of the capacitors. The voltage at the input of the comparator moves away from equilibrium when the 32C capacitor is switched to the assigned negative input voltage, causing the output of the comparator to go high ("1") or low ("0"). The SAR next goes through an algorithm, controlled by the output state of the comparator, that redistributes the charge on the capacitor array by switching the voltage on one side of the capacitors in the array. The objective of the SAR algorithm is to return the voltage at the input of the comparator as close as possible to eauilibrium.

The switch position information at the completion of the successive approximation routine is a direct representation of

the digital output. This information is then manipulated by the Digital Output decoder to the programmed format. The reformatted data is then available to be strobed onto the data bus (DB0–DB7) via the digital output buffers by taking \overline{CS} and \overline{RD} low.

2.0 Applications Information

2.1 MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by the successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal or pair of input terminals being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code when configured for unsigned operation. When configured for signed operation the A/D responds with the appropriate output digital code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single-ended, or pseudo-differential. Figure 4 shows the three modes using the 4-channel MUX of the ADC10154. The eight inputs of the ADC10158 can also be configured in any of the three modes. The single-ended mode has CH0-CH3 assigned as the positive input with the negative input being the $V_{\text{REF}}{}^-$ of the device. In the differential mode, the ADC10154 channel inputs are grouped in pairs, CH0 with CH1 and CH2 with CH3. The polarity assignment of each channel in the pair is interchangeable. Finally, in the pseudo-differential mode CH0-CH2 are positive inputs referred to CH3 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input common-mode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground-referred inputs and true differential inputs as well as signals referred to a specific voltage

The analog input voltages for each channel can range from 50 mV below V⁻ (typically ground for unipolar operation or -5V for bipolar operation) to 50 mV above V⁺ = DV⁺ = AV⁺ (typically 5V) without degrading conversion accuracy. If the voltage on an unselected channel exceeds these limits it may corrupt the reading of the selected channel.



2.2 REFERENCE CONSIDERATIONS

The voltage difference between the V_{REF}⁺ and V_{REF}⁻ inputs defines the analog input voltage span (the difference between V_{IN}(Max) and V_{IN}(Min)) over which the 2ⁿ (where n is the programmed resolution) possible output codes apply. In the pseudo-differential and differential modes the actual voltage applied to V_{REF}⁺ and V_{REF}⁻ can lie anywhere between the AV⁺ and V⁻. Only the difference voltage is of importance. When using the single-ended multiplexer mode the voltage at V_{REF}⁻ has a dual function. It simultaneously determines the "zero" reference voltage and, with V_{REF}⁺, the analog voltage span.

The value of the voltage on the V_{REF}⁺ or V_{REF}⁻ inputs can be anywhere between AV⁺ + 50 mV and V⁻ – 50 mV, so long as V_{REF}⁺ is greater than V_{REF}⁻. The ADC10154 and ADC10158 can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pins must be connected to a voltage source capable of driving the minimum reference input resistance of 4.5 kΩ.

The internal 2.5V bandgap reference in the ADC10154 and ADC10158 is available as an output on the VREFOut pin. To ensure optimum performance this output needs to be bypassed to ground with 330 µF aluminum electrolytic or tantalum capacitor. The reference output is unstable with capacitive loads greater than 100 pF and less than 100 µF. Any capacitive loads ≤100 pF or ≥100 µF will not cause the reference to oscillate. Lower output noise can be obtained by increasing the output capacitance. The 330 µF capacitor will yield a typical noise floor of 200 nVrms/ \sqrt{Hz} .

The 2.5V reference output is referred to the negative supply pin (V⁻). Therefore, the voltage at VREFOut will always be 2.5V greater than the voltage applied to V⁻. Applying this voltage to V_{REF}⁺ with V_{REF}⁻ tied to V⁻ will yield an analog voltage span of 2.5V. In bipolar operation the voltage at VREFOut will be at -2.5V when V⁻ is tied to -5V. For the single-ended multiplexer mode the analog input voltage range will be from -5V to -2.5V. The pseudo-differential and differential multiplexer modes allow for more flexibility in the analog input voltage range since the "zero" reference voltage is set by the actual voltage applied to the assigned negative input pin. The drawback of using the internal reference in the bipolar mode is that any noise on the -5V tied to the V⁻ pin will affect the conversion result. The bandgap reference is specified and tested in unipolar operation with V⁻ tied to the system ground.

In a ratiometric system (*Figure 5* (a)), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage may also be the system power supply, so V_{REF}^+ can also be tied to AV⁺. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 5* (b)), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time- and temperature-stable voltage source that has excellent initial accuracy. The LM4040 and LM185 references are suitable for use with the ADC10154 and ADC10158.



b. Absolute Using a 4.096V Span FIGURE 5. Different Reference Configurations

19

The minimum value of V_{REF} ($V_{REF} = V_{REF}^{+} - V_{REF}^{-}$) can be quite small (see Typical Performance Characteristics) to allow direct conversion of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{REF}/2^n$).

2.3 THE ANALOG INPUTS

Due to the sampling nature of the analog inputs, at the clock edges short duration spikes of current will be seen on the selected assigned negative input. Input bypass capacitors should not be used if the source resistance is greater than 1 kΩ since they will average the AC current and cause an effective DC current to flow through the analog input source resistance. An op amp RC active lowpass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required. Bypass capacitors may be used when the source impedance is very low without any degradation in performance.

In a true differential input stage, a signal that is common to both "+" and "-" inputs is cancelled. For the ADC10154 and ADC10158, the positive input of a selected channel pair is only sampled once before the start of a conversion during the acquisition time (t_A). The negative input needs to be stable during the complete conversion sequence because it is sampled before each decision in the SAR sequence. Therefore, any AC common-mode signal present on the analog inputs will not be completely cancelled and will cause some conversion errors. For a sinusoid common-mode signal this error is:

$V_{error}(Max) = V_{PEAK} (2\pi f_{CM})(t_C)$

where f_{CM} is the frequency of the common-mode signal, V_{PEAK} is its peak voltage value, and t_{C} is the A/D's maximum conversion time ($t_{C}=22/f_{CLK}$ for 10-bit plus sign resolution). For example, for a 60 Hz common-mode signal to generate a $^{1\!/}LSB$ error (1.24 mV) with a 4.5 μs conversion time, its peak value would have to be approximately 731 mV.

2.4 OPTIONAL ADJUSTMENTS

2.4.1 Zero Error

The zero error of the A/D converter relates to the location of the first riser of the transfer function (see *Figure 1*) and can be measured by grounding the minus input and applying a small magnitude positive or negative voltage to the plus input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital ADC10154/ADC10158

2.0 Applications Information (Continued)

code transition from 000 0000 0000 to 000 0000 0001 (10-bits plus sign) and the ideal $^{1\!/}_2$ LSB value ($^{1\!/}_2$ LSB = 2.44 mV for V_{REF} = + 5.000V and 10-bit plus sign resolution).

The zero error of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN}(Min), is not ground, the effetive "zero" voltage can be adjusted to a convenient value. The converter can be made to output an all zeros digital code for this minimum input voltage by biasing any minus input to V_{IN}(Min). This is useful for either the differential or pseudo-differential input channel configurations.

2.4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is $1\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the V_{REF} voltage (V_{REF} = V_{REF}⁺ - V_{REF}⁻) for a digital output code changing from 011 1111 1110 to 011 1111 1111. In bipolar signed operation this only adjusts the positive full scale error. The negative full-scale error will be as specified in the Electrical Characteristics after a positive full-scale adjustment.

2.4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A plus input voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, using 1 LSB = analog span/2ⁿ, n being the programmed resolution) is applied to selected plus input and the zero reference voltage at the corresponding minus input should then be adjusted to just obtain the 000_{HEX} to 001_{HEX} code transition.

The full-scale adjustment should be made [with the proper minus input voltage applied] by forcing a voltage to the plus input which is given by:

$$V_{\text{IN}}(+) \text{ fs adj} = V_{\text{MAX}} - 1.5 \left[\frac{(V_{\text{MAX}} - V_{\text{MIN}})}{2^{n}} \right]$$

where V_{MAX} equals the high end of the analog input range, V_{MIN} equals the low end (the offset zero) of the analog range and n equals the programmed resolution. Both V_{MAX} and V_{MIN} are ground referred. The $V_{REF} (V_{REF} = V_{REF}^+ - V_{REF}^-)$ voltage is then adjusted to provide a code change from 3FE_{HEX} to 3FF_{HEX}. Note, when using a pseudo-differential or differential multiplexer mode where V_{REF}^+ and V_{REF}^- are placed within the V⁺ and V⁻ range, the individual values of V_{REF}^+ and V_{REF}^- do not matter, only the difference sets the analog input voltage span. This completes the adjustment procedure.

2.5 INPUT SAMPLE-AND-HOLD

The ADC10154/8's sample/hold capacitor is implemented in the capacitor array. After the channel address is loaded, the array is switched to sample the selected positive analog input. The rising edge of \overline{WR} loads the multiplexer addressing information. The sampling period for the assigned positive input is maintained for the duration of the acquisition time (t_A) , i.e., approximately 6 to 8 clock cycles after the rising edge of \overline{WR} .

An acquisition window of 6 clock cycles is available to allow the voltage on the capacitor array to settle to the positive

www.national.com

In the simplest case, the array's acquisition time is determined by the R_{ON} (9 kΩ) of the multiplexer switches, the stray input capacitance C_{S1} (3.5 pF) and the total array (C_L) and stray (C_{S2}) capacitance (C_L + C_{S2} = 48 pF). For a large source resistance the analog input can be modeled as an RC network as shown in *Figure 6*. The values shown yield an acquisition time of about 1.1 µs for 10-bit unipolar or 10-bit plus sign bipolar accuracy with a zero-to-full-scale change in the input voltage. External source resistance and capacitance will lengthen the acquisition time and should be accounted for. Slowing the clock will lengthen the acquisition time, thereby allowing a larger external source resistance.



FIGURE 6. Analog Input Model

The curve "Signal to Noise Ratio vs. Output Frequency" (*Figure 7*) gives an indication of the usable bandwidth of the ADC10154/ADC10158. The signal-to-noise ratio of an ideal A/D is the ratio of the RMS value of the full scale input signal amplitude to the value of the total error amplitude (including noise) caused by the transfer function of the A/D. An ideal 10-bit plus sign A/D converter with a total unadjusted error of 0 LSB would have a signal-to-noise ratio of about 68 dB, which can be derived from the equation:

$$S/N = 6.02(n) + 1.76$$

where S/N is in dB and n is the number of bits. Figure 3 shows the signal-to-noise ratio vs. input frequency of a typical ADC10154/ADC10158 with $\frac{1}{2}$ LSB total unadjusted error. The dotted lines show signal-to-noise ratios for an ideal (noiseless) 10-bit A/D with 0 LSB error and an A/D with a 1 LSB error.

SNR vs Input Frequency





The sample-and-hold error specifications are included in the error and timing specifications of the A/D. The hold step and

2.0 Applications Information (Continued)

gain error sample/hold specs are included in the ADC10154/ ADC10158's total unadjusted, linearity, gain and offset error specifications, while the hold settling time is included in the A/D's maximum conversion time specification. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. The data is lost after a new conversion has been completed.







ADC10154/ADC10158 10-Bit Plus Sign 4 µs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference