National Semiconductor

ADC1001/ADC1021 10-Bit µP Compatible A/D Converters

General Description

The ADC1001 and ADC1021 are CMOS, 10-bit successive approximation A/D converters. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family. The 10-bit data word is read in two 8-bit bytes, formatted left justified and high byte first. The six least significant bits of the second byte are set to zero, as is proper for a 16-bit word.

The 24-pin ADC1021 outputs 10 bits parallel and is intended for interface to a 16-bit data bus.

Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 10bit resolution.

Features

- ADC1001 is pin compatible with ADC0801 series 8-bit A/D converters
- Compatible with NSC800 and 8080 µP derivatives—no interfacing logic needed

- Easily interfaced to 6800 µP derivatives with minimal external logic
- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- OV to 5V analog input voltage range with single 5V supply
- Operates ratiometrically or with 5 V_{DC}, 2.5 V_{DC}, or analog span adjusted voltage reference
- 0.3" standard width 20-pin DIP package or 24 pins with 10-bit parallel output

Key Specifications

■ Resolution
10 bits
■ Linearity error
± 1 LSB
■ Conversion time
200µS

Connection Diagrams





11/11/24

Top View *TRI-STATE output buffers which output 0 during RD.

Ordering Information

Temperature Range	0°C to	+ 70°C	-40°C to +85°C			
Order Number	ADC1001CCJ-1	ADC1021CCJ-1	ADC1001CCJ	ADC1021CCJ		
Package Outline	J20A	J24A	J20A	J24A		

ADC1001/ADC1021

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 3)	6.5V
Logic Control Inputs	-0.3V to +18V
Voltage at Other Inputs and Outputs	-0.3V to (V_{CC} $+ 0.3 \text{V})$
Storage Temperature Range	-65°C to +150°C
Package Dissipation at TA = 25°C	875 mW
Lead Temp. (Soldering, 10 seconds)	300°C
ESD Susceptibility (Note 10)	800V

Operating Conditions (Notes 1 & 2)

Temperature Range ADC1001CCJ ADC1021CCJ ADC1001CCJ-1 ADC1021CCJ-1 Range of V_{CC} T_{MIN} ≤T_A≤T_{MAX} −40°C≤T_A≤+85°C

0°C≤T_A≤+70°C

4.5 V_{DC} to 6.3 V_{DC}

Converter Characteristics

Converter Specifications: $V_{CC} = 5 V_{DC}$, $V_{REF}/2 = 2.500 V_{DC}$, $T_{MIN} \le T_A \le T_{MAX}$ and $f_{CLK} = 410 \text{ kHz}$ unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
ADC1001C, ADC1021C:					
Linearity Error				±1	LSB
Zero Error				±2	LSB
Full-Scale Error				±2	LSB
Total Ladder Resistance (Note 9)	Input Resistance at Pin 9	2.2	4.8		KΩ
Analog Input Voltage Range	(Note 4) V(+) or V(−)	GND-0.05		V _{CC} +0.05	. V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		± 1/8		LSB
Power Supply Sensitivity	$V_{CC} = 5 V_{DC} \pm 5\%$ Over		± 1⁄8		LSB
	Allowed V _{IN} (+) and V _{IN} () Voltage Range (Note 4)				

AC Electrical Characteristics

Timing Specifications: $V_{CC} = 5 V_{DC}$ and $T_A = 25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T _c	Conversion Time	(Note 5) f _{CLK} =410 kHz	80 196		90 219	1/f _{CLK} μS
fclk	Clock Frequency	(Note 8)	100		1260	kHz
	Clock Duty Cycle		40		60	%
CR	Conversion Rate In Free-Running Mode	INTR tied to WR with CS=0 V _{DC} , f _{CLK} =410 kHz			4600	conv/s
tw(WR)L	Width of WR Input (Start Pulse Width)	CS=0 V _{DC} (Note 6)	150			ns
tacc	Access Time (Delay from Falling Edge of RD to Output Data Valid)	C _L = 100 pF		170	300	ns
t _{1H} , t oH	TRI-STATE® Control (Delay from Rising Edge of RD to Hi-Z State)	C _L = 10 pF, R _L = 10k (See TRI-STATE Test Circuits)		125	200	ns
t _{WI} , t _{RI}	Delay from Falling Edge of WR or RD to Reset of INTR			300	450	ns
t _{1rs}	INTR to 1st Read Set-Up Time		550	400		ns
C _{IN}	Input Capacitance of Logic Control Inputs			5	7.5	pF
COUT	TRI-STATE Output Capacitance (Data Buffers)			5	7.5	pF

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTROL	INPUTS [Note: CLK IN is the input	of a Schmitt trigger circuit and is the	refore spec	cified separate	əly]	
V _{IN} (1)	Logical "1" Input Voltage (Except CLK IN)	V_{CC} =5.25 V_{DC}	2.0		15	V _{DC}
V _{IN} (0)	Logical "0" Input Voltage (Except CLK IN)	$V_{CC} = 4.75 V_{DC}$			0.8	V _{DC}
l _{IN} (1)	Logical "1" Input Current (All Inputs)	V _{IN} =5 V _{DC}		0.005	1	μΑ _{DC}
l _{IN} (0)	Logical "0" input Current (All Inputs)	V _{IN} =0 V _{DC}	-1	-0.005		μΑ _{DC}
CLOCK IN	• • • • • • • • • • • • • • • • • • •		· ·			
V _T +	CLK IN Positive Going Threshold Voltage		2.7	3.1	3.5	V _{DC}
V _T -	CLK IN Negative Going Threshold Voltage		1.5	1.8	2.1	V _{DC}
v _H	CLK IN Hysteresis (V _T +)-(V _T -)		0.6	1.3	2.0	V _{DC}
DUTPUTS	AND INTR		•			
V _{OUT} (0)	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{CC} = 4.75 V_{DC}$			0.4	V _{DC}
Vou⊤(1)	Logical "1" Output Voltage	$I_{O} = -360 \ \mu A$, $V_{CC} = 4.75 \ V_{DC}$ $I_{O} = -10 \ \mu A$, $V_{CC} = 4.75 \ V_{DC}$	2.4 4.5			V _{DC} V _{DC}
Ουτ	TRI-STATE Disabled Output Leakage (All Data Buffers)	$V_{OUT} = 0.4 V_{DC}$ $V_{OUT} = 5 V_{DC}$		0.1 0.1	-100 3	μΑ _{DC} μΑ _{DC}
SOURCE		VOUT Short to GND, TA = 25°C	4.5	6		mA _{DC}
SINK		V_{OUT} Short to V_{CC} , $T_A = 25^{\circ}C$	9.0	16		mA _{DC}
POWER SU	JPPLY				·	
сс	Supply Current (Includes Ladder Current)	$f_{CLK} = 410 \text{ kHz},$ $V_{REF}/2 = \text{NC}, T_A = 25^{\circ}\text{C}$ and $\overline{\text{CS}} = 1$		2.5	5.0	mA
Note 1: Absolu	te Maximum Ratings indicate limits beyond	which damage to the device may occur. DC and	d AC electrica	al specifications d	o not apply whe	n operating
	/ond its specified operating conditions. Itages are measured with respect to GND, ι	unless otherwise specified. The separate A GN	ND point shou	ld always be win	ed to the DGN	D.
Note 3: A zen	er diode exists, internally, from V_{CC} to GND) and has a typical breakdown voltage of 7 V _D	с.			
conduct for an as high level a spec allows 50 code will be co	alog input voltages one diode drop below gr nalog inputs (5V) can cause this input diode) mV forward bias of either diode. This mea	be all zeros. Two on-chip diodes are tied to e- round or one diode drop greater than the V _{CC} s to conduct—especially at elevated temperatur ins that as long as the analog V _{IN} does not ex t_{DC} input voltage range will therefore require a	supply. Be car res, and cause ceed the sup	reful, during testir e errors for analog ply voltage by mo	ng at low V _{CC} le g inputs near fu pre than 50 mV	vels (4.5V), liscale. The the output
Note 5: With a start request is	in asynchronous start pulse, up to 8 clock po s internally latched, see <i>Figure 1</i> .	eriods may be required before the internal cloc			-	
Note 6: The C he converter i	S input is assumed to bracket the \overline{WR} strobe in a reset mode and the start of conversion pical values are for $T_A = 25^{\circ}C$.	e input and therefore timing is dependent on th is initiated by the low to high transition of the	e WR pulse w WR pulse (se	vidth. An arbitraril ee Timing Diagra	y wide pulse wie ms).	dth will hold

The following specifications apply for V_{CC} = 5 V_{DC} and $T_{MIN} \le T_A \le T_{MAX}$, unless otherwise specified.

Note 9: The V_{REF/2} pin is the center point of a two resistor divider (each resistor is 2.4kΩ) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors.

Note 10: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.



3





0

0

0

0

0

2nd

Bit 1

Bit 0

0

Functional Description

The ADC1001, ADC1021 use an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network, are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog difference input voltage $[V_{IN}(+) - V_{IN}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s=full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). The device may be operated in the free-running mode by connecting \overline{INTR} to the \overline{WR} inut with $\overline{CS} = 0$. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle. A conversion in process can be interrupted by issuing a second start command.

On the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in *Figure 1*. All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

The conversion is initialized by taking \overline{CS} and \overline{WR} simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1"

clocked in, which allows the conversion process to continue. If the set signal were to still be present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide \overline{CS} and \overline{WR} signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When this XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for aproximately 400 ns. If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low), the $\overline{\text{INTR}}$ output will still signal the end of the conversion (by a high-to-low transition), because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This $\overline{\text{INTR}}$ output will therefore stay low for the duration of the $\overline{\text{SET}}$ signal.

When data is to be read, the combination of both \overline{CS} and \overline{RD} being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.

Zero and Full-Scale Adjustment

Zero error can be adjusted as shown in *Figure 2*. $V_{IN}(+)$ is forced to +2.5 mV (+1/₂ LSB) and the potentiometer is adjusted until the digital output code changes from 00 0000 0000 to 00 0000 0001.

Full-scale is adjusted as shown in *Figure 3*, with the $V_{REF}/2$ input. With V_{IN} (+) forced to the desired full-scale voltage less $1\frac{1}{2}$ LSBs ($V_{FS}-1\frac{1}{2}$ LSBs), $V_{REF}/2$ is adjusted until the digital output code changes from 11 1111 1110 to 11 1111 1111.





FIGURE 3. Full-Scale Adjust

ADC1001/ADC1021

