

# Dual, Low Power Video Op Amp

**AD828** 

#### FEATURES

**Excellent Video Performance** Differential Gain and Phase Error of 0.01% and 0.05° **High Speed** 130 MHz 3 dB Bandwidth (G = +2) 450 V/μs Slew Rate 80 ns Settling Time to 0.01% Low Power 15 mA Max Power Supply Current **High Output Drive Capability** 50 mA Minimum Output Current per Amplifier Ideal for Driving Back Terminated Cables **Flexible Power Supply** Specified for +5 V, ±5 V, and ±15 V Operation  $\pm$ 3.2 V Min Output Swing into a 150  $\Omega$  Load  $(V_S = \pm 5 V)$ **Excellent DC Performance** 2.0 mV Input Offset Voltage Available in 8-Lead SOIC and 8-Lead Plastic Mini-DIP

#### **GENERAL DESCRIPTION**

The AD828 is a low cost, dual video op amp optimized for use in video applications that require gains of +2 or greater and high output drive capability, such as cable driving. Due to its low power and single-supply functionality, along with excellent differential gain and phase errors, the AD828 is ideal for powersensitive applications such as video cameras and professional video equipment.

With video specs like 0.1 dB flatness to 40 MHz and low differential gain and phase errors of 0.01% and 0.05°, along with 50 mA of output current per amplifier, the AD828 is an excellent choice for any video application. The 130 MHz gain bandwidth and 450 V/ $\mu$ s slew rate make the AD828 useful in many high speed applications, including video monitors, CATV, color copiers, image scanners, and fax machines.



Figure 1. Video Line Driver

#### FUNCTIONAL BLOCK DIAGRAM



The AD828 is fully specified for operation with a single 5 V power supply and with dual supplies from  $\pm 5$  V to  $\pm 15$  V. This power supply flexibility, coupled with a very low supply current of 15 mA and excellent ac characteristics under all power supply conditions, make the AD828 the ideal choice for many demanding yet power-sensitive applications.

The AD828 is a voltage feedback op amp that excels as a gain stage (gains > +2) or active filter in high speed and video systems and achieves a settling time of 45 ns to 0.1%, with a low input offset voltage of 2 mV max.

The AD828 is available in low cost, small 8-lead plastic mini-DIP and SOIC packages.



Figure 2. Differential Phase vs. Supply Voltage

#### One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# **AD828—SPECIFICATIONS** (@ $T_A = 25^{\circ}C$ , unless otherwise noted.)

Parameter	Conditions	Vs	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE						
-3 dB Bandwidth	Gain = +2	±5 V ±15 V	60 100	85 130		MHz MHz
	Gain = -1	$ \begin{array}{c} 0, +5 V \\ \pm 5 V \\ \pm 15 V \\ 0, +5 V \end{array} $	30 35 60	45 55 90 35		MHz MHz MHz MHz
Bandwidth for 0.1 dB Flatness	Gain = +2 C <sub>C</sub> = 1 pF	0, +5 V ±5 V ±15 V 0, +5 V	20 30 30 10	43 40 18		MHZ MHZ MHZ MHZ
	$Gain = -1$ $C_C = 1 \text{ pF}$	±5 V ±15 V 0, +5 V	15 30 10	25 50 19		MHz MHz MHz
Full Power Bandwidth*	$V_{OUT} = 5 V p-p$ $R_{LOAD} = 500 \Omega$ $V_{OUT} = 20 V p-p$	±5 V		22.3		MHz
Slew Rate	$R_{LOAD} = 1 k\Omega$ $R_{LOAD} = 1 k\Omega$ $Gain = -1$	±15 V ±5 V ±15 V	300 400	7.2 350 450		MHz V/μs V/μs
Settling Time to 0.1%	-2.5 V to +2.5 V 0 V-10 V Step, A <sub>V</sub> = -1	0, +5 V ±5 V ±15 V	200	250 45 45		V/µs ns ns
to 0.01%	-2.5 V to +2.5 V 0 V-10 V Step, A <sub>V</sub> = -1	±5 V ±15 V		80 80		ns ns
NOISE/HARMONIC PERFORMANCE Total Harmonic Distortion Input Voltage Noise Input Current Noise Differential Gain Error	$F_{C} = 1 \text{ MHz}$ f = 10 kHz f = 10 kHz NTSC	$\pm 15 V$ $\pm 5 V, \pm 15 V$ $\pm 5 V, \pm 15 V$ $\pm 15 V$		-78 10 1.5 0.01	0.02	dB nV/\ <u>Hz</u> pA/\ <u>Hz</u> %
$(R_L = 150 \Omega)$ Differential Phase Error $(R_L = 150 \Omega)$	Gain = +2 NTSC Gain = +2	±5 V 0, +5 V ±15 V ±5 V		0.02 0.08 0.05 0.07	0.03 0.09 0.1	% Degrees Degrees
		0, +5 V		0.1		Degrees
DC PERFORMANCE Input Offset Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V		0.5	2 3	mV mV
Offset Drift Input Bias Current	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V		10 3.3	6.6 10	$\mu V/^{\circ}C$ $\mu A$ $\mu A$
Input Offset Current	$T_{MAX}$ $T_{MIN}$ to $T_{MAX}$	±5 V, ±15 V		25	4.4 300 500	μA nA nA
Offset Current Drift Open-Loop Gain	$V_{OUT} = \pm 2.5 V$ $R_{LOAD} = 500 \Omega$	±5 V	3	0.3 5		nA/°C V/mV
	$T_{MIN} \text{ to } T_{MAX}$ $R_{LOAD} = 150 \Omega$ $V_{OUT} = \pm 10 V$ $R_{DUT} = \pm 10 V$	±15 V	2 2 5.5	4 9		V/mV V/mV V/mV
	$R_{LOAD} = 1 k\Omega$ $T_{MIN} \text{ to } T_{MAX}$ $V_{OUT} = \pm 7.5 V$ $R = -150 \Omega (50 \text{ m} \Lambda \text{ Output})$	±15 V	2.5	5		V/mV V/mV
INPUT CHARACTERISTICS	$R_{LOAD} = 150 \Omega (50 \text{ mA Output})$		ر ا	ر		V/111 V
Input Resistance Input Capacitance Input Common-Mode Voltage Range		+5 V	120	300 1.5 +4.3		kΩ pF V
mput Common-mode voltage Kange		±5 V ±15 V	+3.8 -2.7 +13	-3.4 +14.3		V V
		0, +5 V	-12 + 3.8 + 1.2	-13.4 +4.3 +0.9		V V V
Common-Mode Rejection Ratio	$ \begin{array}{l} V_{CM} = +2.5 \text{ V}, \ T_{MIN} \text{ to } T_{MAX} \\ V_{CM} = \pm 12 \text{ V} \\ T_{MIN} \text{ to } T_{MAX} \end{array} $	±5 V ±15 V ±15 V	82 86 84	100 120 100		dB dB dB

Parameter	Conditions	Vs	Min	Тур	Max	Unit
OUTPUT CHARACTERISTICS						
Output Voltage Swing	$R_{LOAD} = 500 \Omega$	±5 V	3.3	3.8		$\pm V$
	$R_{LOAD} = 150 \Omega$	±5 V	3.2	3.6		$\pm V$
	$R_{LOAD} = 1 k\Omega$	±15 V	13.3	13.7		$\pm V$
	$R_{LOAD} = 500 \Omega$	±15 V	12.8	13.4		$\pm V$
			1.5			
	$R_{LOAD} = 500 \Omega$	0, +5 V	3.5			$\pm V$
Output Current		±15 V	50			mA
		±5 V	40			mA
		0, +5 V	30			mA
Short Circuit Current		±15 V		90		mA
Output Resistance	Open-Loop			8		Ω
MATCHING CHARACTERISTICS						
Dynamic						
Crosstalk	f = 5 MHz	±15 V		-80		dB
Gain Flatness Match	G = +1, f = 40 MHz	±15 V		0.2		dB
Skew Rate Match	G = -1	±15 V		10		V/µs
DC						
Input Offset Voltage Match	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V		0.5	2	mV
Input Bias Current Match	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V, ±15 V		0.06	0.8	μA
Open-Loop Gain Match	$V_0 = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega, T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	±15 V		0.01	0.15	mV/V
Common-Mode Rejection Ratio Match	$V_{CM} = \pm 12 \text{ V}, T_{MIN} \text{ to } T_{MAX}$	±15 V	80	100		dB
Power Supply Rejection Ratio Match	$\pm 5$ V to $\pm 15$ V, T <sub>MIN</sub> to T <sub>MAX</sub>		80	100		dB
POWER SUPPLY						
Operating Range	Dual Supply		±2.5		$\pm 18$	V
	Single Supply		+5		+36	V
Quiescent Current		±5 V		14.0	15	mA
-	T <sub>MIN</sub> to T <sub>MAX</sub>	±5 V		14.0	15	mA
	$T_{MIN}$ to $T_{MAX}$	±5 V			15	mA
Power Supply Rejection Ratio	$V_s = \pm 5$ V to $\pm 15$ V, $T_{MIN}$ to $T_{MAX}$		80	90		dB

### **ORDERING GUIDE**

\*Full power bandwidth = slew rate/2  $\pi$  V<sub>PEAK</sub>.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage ±18 V
Internal Power Dissipation <sup>2</sup>
Plastic DIP (N) See Derating Curves
Small Outline (R) See Derating Curves
Input Voltage (Common Mode) $\dots \dots \dots \pm V_S$
Differential Input Voltage ±6 V
Output Short Circuit Duration See Derating Curves
Storage Temperature Range (N, R) $\dots -65^{\circ}$ C to $+125^{\circ}$ C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 10 sec) +300°C

NOTES

<sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup> Specification is for device in free air:

8-Lead Plastic DIP Package:  $\theta_{JA} = 100^{\circ}C/W$ 8-Lead SOIC Package:  $\theta_{JA} = 155^{\circ}C/W$ 

### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD828 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Model	Temperature Range		Package Option
AD828AN	–40°C to +85°C	8-Lead Plastic DIP	N-8
AD828AR	–40°C to +85°C	8-Lead Plastic SOIC	SO-8
AD828AR-REEL7	–40°C to +85°C	7" Tape and Reel	SO-8
AD828AR-REEL	–40°C to +85°C	13" Tape and Reel	SO-8



Figure 3. Maximum Power Dissipation vs. Temperature for Different Package Types

## **AD828**—Typical Performance Characteristics



TPC 1. Common-Mode Voltage Range vs. Supply Voltage



TPC 2. Output Voltage Swing vs. Supply Voltage



TPC 3. Output Voltage Swing vs. Load Resistance



TPC 4. Quiescent Supply Current per Amp vs. Supply Voltage for Various Temperatures



TPC 5. Slew Rate vs. Supply Voltage



TPC 6. Closed-Loop Output Impedance vs. Frequency



TPC 7. Input Bias Current vs. Temperature



TPC 8. Short Circuit Current vs. Temperature



TPC 9. -3 dB Bandwidth and Phase Margin vs. Temperature, Gain = +2



TPC 10. Open-Loop Gain and Phase Margin vs. Frequency



TPC 11. Open-Loop Gain vs. Load Resistance



TPC 12. Power Supply Rejection vs. Frequency



TPC 13. Common-Mode Rejection vs. Frequency



TPC 14. Large Signal Frequency Response



TPC 15. Output Swing and Error vs. Settling Time



TPC 16. Harmonic Distortion vs. Frequency



TPC 17. Input Voltage Noise Spectral Density vs. Frequency



TPC 18. Slew Rate vs. Temperature



TPC 19. Closed-Loop Gain vs. Frequency



TPC 20. Differential Gain and Phase vs. Supply Voltage



TPC 21. Crosstalk vs. Frequency



TPC 22. Closed-Loop Gain vs. Frequency, G = -1



TPC 23. Gain Flatness Matching vs. Supply, G = +2



USE GROUND PLANE PINOUT SHOWN IS FOR MINI-DIP PACKAGE

TPC 24. Crosstalk Test Circuit



TPC 25. Inverting Amplifier Connection

	2	v			50	ns	
1.00 90	<del>.</del>	<del></del>	<del></del> .	 ·	 ·. <del>.</del>	•	
-			,				
- -++++				 	 		
			<u>^</u>				
10 0%	<del>.</del>	<del>.</del> .	 	 	 	\	
	2	v				V	

TPC 26. Inverter Large Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 1 pF$ ,  $R_L = 1 k\Omega$ 

	200mV			200mV				10	ns	
1.00 90 —		<del>.</del> .		 	 					
				 	 + + + + +					
10 0%=-		<del>.</del> .	-/	 	 					
	2	00mV	/							

TPC 27. Inverter Small Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 1 \ pF$ ,  $R_L = 150 \ \Omega$ 



TPC 28. Inverter Large Signal Pulse Response  $\pm$  15  $V_{S},$   $C_{F}$  = 1 pF,  $R_{L}$  = 1 k\Omega



TPC 29. Inverter Small Signal Pulse Response  $\pm$  15  $V_{S},$   $C_{\rm F}$  = 1 pF,  $R_{\rm L}$  = 1500  $\Omega$ 



TPC 30. Inverter Small Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 0 pF$ ,  $R_L = 150 \Omega$ 



TPC 31. Noninverting Amplifier Connection



TPC 32. Noninverting Large Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 1 pF$ ,  $R_L = 1 k\Omega$ 

	100mV					10	ns	
100 90	<del></del>	<del>.</del> .	·	· · · · ·	·	 		.a <del>.</del>
			- ^			_	\	
10							<u>\</u>	
0%	<del></del> .	^	/	••••		 		<u></u>
	200mV							

TPC 33. Noninverting Small Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 1 pF$ ,  $R_L = 150 \Omega$ 



TPC 34. Noninverting Large Signal Pulse Response  $\pm$  15 V<sub>S</sub>, C<sub>F</sub> = 1 pF, R<sub>L</sub> = 1 k $\Omega$ 



TPC 35. Noninverting Small Signal Pulse Response ± 15 V<sub>S</sub>, C<sub>F</sub> = 1 pF, R<sub>L</sub> = 150  $\Omega$ 



TPC 36. Noninverting Small Signal Pulse Response  $\pm 5 V_S$ ,  $C_F = 0 pF$ ,  $R_L = 150 \Omega$ 

#### THEORY OF OPERATION

The AD828 is a low cost, dual video operational amplifier designed to excel in high performance, high output current video applications.

The AD828 consists of a degenerated NPN differential pair driving matched PNPs in a folded-cascade gain stage (Figure 4). The output buffer stage employs emitter followers in a class AB amplifier that delivers the necessary current to the load while maintaining low levels of distortion.

The AD828 will drive terminated cables and capacitive loads of 10 pF or less. As the closed-loop gain is increased, the AD828 will drive heavier cap loads without oscillating.



Figure 4. Simplified Schematic

### INPUT CONSIDERATIONS

An input protection resistor ( $R_{IN}$  in TPC 31) is required in circuits where the input to the AD828 will be subjected to transient or continuous overload voltages exceeding the  $\pm 6$  V maximum differential limit. This resistor provides protection for the input transistors by limiting their maximum base current.

For high performance circuits, the "balancing" resistor should be used to reduce the offset errors caused by bias current flowing through the input and feedback resistors. The balancing resistor equals the parallel combination of  $R_{\rm IN}$  and  $R_{\rm F}$  and thus provides a matched impedance at each input terminal. The offset voltage error will then be reduced by more than an order of magnitude.

#### **APPLYING THE AD828**

The AD828 is a breakthrough dual amp that delivers precision and speed at low cost with low power consumption. The AD828 offers excellent static and dynamic matching characteristics, combined with the ability to drive heavy resistive loads.

As with all high frequency circuits, care should be taken to maintain overall device performance as well as their matching. The following items are presented as general design considerations.

#### **Circuit Board Layout**

Input and output runs should be laid out so as to physically isolate them from remaining runs. In addition, the feedback resistor of each amplifier should be placed away from the feedback resistor of the other amplifier, since this greatly reduces interamp coupling.

#### **Choosing Feedback and Gain Resistors**

To prevent the stray capacitance present at each amplifier's summing junction from limiting its performance, the feedback resistors should be  $\leq 1 \text{ k}\Omega$ . Since the summing junction capacitance may cause peaking, a small capacitor (1 pF to 5 pF) may be paralleled with  $R_F$  to neutralize this effect. Finally, sockets should be avoided, because of their tendency to increase interlead capacitance.

#### Power Supply Bypassing

Proper power supply decoupling is critical to preserve the integrity of high frequency signals. In carefully laid out designs, decoupling capacitors should be placed in close proximity to the supply pins, while their lead lengths should be kept to a minimum. These measures greatly reduce undesired inductive effects on the amplifier's response.

Though two 0.1  $\mu$ F capacitors will typically be effective in decoupling the supplies, several capacitors of different values can be paralleled to cover a wider frequency range.

#### PARALLEL AMPS PROVIDE 100 mA TO LOAD

By taking advantage of the superior matching characteristics of the AD828, enhanced performance can easily be achieved by employing the circuit in Figure 5. Here, two identical cells are paralleled to obtain even higher load driving capability than that of a single amplifier (100 mA min guaranteed). R1 and R2 are included to limit current flow between amplifier outputs that would arise in the presence of any residual mismatch.



Figure 5. Parallel Amp Configuration



Figure 6. Bidirectional Transmission CKT

### **Full-Duplex Transmission**

Superior load handling capability (50 mA min/amp), high bandwidth, wide supply voltage range, and excellent crosstalk rejection makes the AD828 an ideal choice for even the most demanding high speed transmission applications.

The schematic below shows a pair of AD828s configured to drive 100 feet of coaxial cable in a full-duplex fashion.

Two different NTSC video signals are simultaneously applied at  $A_{\rm IN}$  and  $B_{\rm IN}$  and are recovered at  $A_{\rm OUT}$  and  $B_{\rm OUT}$ , respectively. This situation is illustrated in Figures 7 and 8. These pictures



The transmitters operate as followers, while the receivers' gain is chosen to take full advantage of the AD828's unparalleled CMRR. In practice, this gain is adjusted slightly from its theoretical value to compensate for cable nonidealities and losses.  $R_Z$  is chosen to match the characteristic impedance of the cable employed.

Finally, although a coaxial cable was used, the same topology applies unmodified to a variety of cables (such as twisted pairs often used in telephony).



Figure 8. B Transmission/A Reception



Figure 9. Video Line Driver



Figure 7. A Transmission/B Reception

### A High Performance Video Line Driver

The buffer circuit shown in Figure 9 will drive a back-terminated 75  $\Omega$  video line to standard video levels (1 V p-p) with 0.1 dB gain flatness to 40 MHz with only 0.05° and 0.01% differential phase and gain at the 3.58 MHz NTSC subcarrier frequency. This level of performance, which meets the requirements for high definition video displays and test equipment, is achieved using only 7 mA quiescent current/amplifier.

### LOW DISTORTION LINE DRIVER

The AD828 can quickly be turned into a powerful, low distortion line driver (see Figure 10). In this arrangement, the AD828 can comfortably drive a 75  $\Omega$  back-terminated cable with a 5 MHz, 2 V p-p input, while achieving the harmonic distortion performance outlined in the following table.

Configuration	2nd Harmonic
<ol> <li>No Load</li> <li>150 Ω R<sub>L</sub> Only</li> <li>150 Ω R<sub>L</sub> 7.5 Ω R<sub>C</sub></li> </ol>	–78.5 dBm –63.8 dBm –70.4 dBm

In this application, one half of the AD828 operates at a gain of +2.1 and supplies the current to the load, while the other provides the overall system gain of +2. This is important for two reasons: the first is to keep the bandwidth of both amplifiers the same, and the second is to preserve the AD828's ability to operate from low supply voltage.  $R_C$  varies with the load and must be chosen to satisfy the following equation:

#### $RC = MR_L$

where *M* is defined by  $[(M + 1) G_S = G_D]$  and  $G_D = Driver's$  Gain,  $G_S = System$  Gain.



Figure 10. Low Distortion Amplifier

### **OUTLINE DIMENSIONS**

#### 8-Lead Plastic Dual-in-Line Package [PDIP] (N-8)

Dimensions shown in inches and (millimeters)



#### 8-Lead Standard Small Outline Package [SOIC] (R-8)

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN COMPLIANT TO JEDEC STANDARDS MS-012 AA

### **Revision History**

Location	Page
6/02-Data Sheet changed from REV. B to REV. C.	
Renumbered Figures and TPCs	Global
Changes to Figure 10	
12	PEV C

C00879-0-6/02(C)