

# AC '97 SoundMAX CODEC

# AD1986

#### FEATURES

AC `97 2.3 COMPLIANT FEATURES 6 DAC channels for 5.1 surround S/PDIF output Integrated headphone amplifiers Variable rate audio Double rate audio (F<sub>s</sub> = 96 kHz) Greater than 90 dB dynamic range 20-bit resolution on all DACs 20-bit resolution on all ADCs Line-level mono phone input **High quality CD input** Selectable MIC input w/preamp AUX and line-in stereo inputs External amplifier power down (EAPD) Power management modes Jack sensing and device identification 48-pin LQFP package

#### **ENHANCED FEATURES**

Integrated parametric equalizer Stereo microphone with up to 30 dB gain boost Integrated PLL for system clocking Variable sample rate: 7 kHz to 96 kHz 7 kHz to 48 kHz in 1 Hz increments 96 kHz for double rate audio Jack sense with auto topology switching Jack presence detection on up to 8 jacks Three software-controlled VREF\_OUT signals Software-enabled outputs for jack sharing Auto-down mix and channel spreading Microphone-to-mono output Stereo microphone pass-through to mixer Built-in microphone/center/LFE/line-in sharing Built-in SURROUND/LINE\_IN sharing Center/LFE line swapping **Microphone swapping Reduced support component count** General purpose digital output pin (GPO) Separate LINE\_OUT and HP\_OUT pins Headphone drivers on LINE\_OUT and HP\_OUT pins Independent headphone/LINE\_OUT operation

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## AD1986

## TABLE OF CONTENTS

Functional Block Diagram
Specifications
AC '97 Timing Parameters9
Absolute Maximum Ratings12
Environmental Conditions12
ESD Caution12
Pin Configuration And Function Description
AC '97 Registers15
Register Details 17
Reset (Register 0x00)17
Master Volume (Register 0x02)17
Headphone Volume (Register 0x04)18
Mono Volume (Register 0x06)18
PC Beep (Register 0x0A)19
Phone Volume (Register 0x0C)19
Microphone Volume (Register 0x0E)
Line In Volume (Register 0x10)21
CD Volume (Register 0x12) 21
AUX Volume (Register 0x16)
Front DAC Volume (Register 0x18)22
ADC Select (Register 0x1A)23
ADC Volume (Register 0x1C)24
General-Purpose (Register 0x20)25
Audio Int and Paging (Register 0x24)25
Power-Down Ctrl/Stat (Register 0x26)26
Ext'd Audio ID (Register 0x28)27
Ext'd Audio Stat/Ctrl (Register 0x2A)28
Front DAC PCM Rate (Register 0x2C) 29

Surround DAC PCM Rate (Register 0x2E)
C/LFE DAC PCM Rate (Register 0x30)
ADC PCM Rate (Register 0x32)
C/LFE DAC Volume (Register 0x36)
Surround DAC Volume (Register 0x38) 31
SPDIF Control (Register 0x3A)
EQ Control Register (Register 0x60)
EQ Data Register (Register 0x62)
Misc Control Bits 2 (Register 0x70)
Jack Sense (Register 0x72)
Serial Configuration (Register 0x74)
Misc Control Bits 1 (Register 0x76)
Advanced Jack Sense (Register 0x78)
Misc Control Bits 3 (Register 0x7A)
Vendor ID Registers (Register 0x7C to 0x7E)
CODEC Class/Revision Register (Register 0x60)
PCI Subsystem Vendor ID Register (Register 0x62, Page 01) 
PCI Subsystem Device ID Register (Register 0x64, Page 01)43
Function Select Register (Register 0x66, Page 01)43
Information and I/O Register (Register 0x68, Page 01) 44
Sense Register (Register 0x6A, Page 01) 46
Jack Presence Detection
Audio Jack Styles (NC/NO) 48
Microphone Selection/Mixing
Outline Dimensions
Ordering Guide 50

## **REVISION HISTORY**

10/04—Initial Version: Revision 0

## NOTES

## **REDUCED SUPPORT COMPONENTS**

The AD1986's many improvements reduce external support components for particular applications.

- **Multiple Microphone Sourcing:** The MIC\_1/2, LINE\_IN and C/LFE pins may all be selected as sources for microphone input (boost amplifier).
- **Multiple VREF\_OUT Pins:** Each microphone-capable pin group (MIC\_1/2, LINE\_IN and C/LFE) has separate, software controllable VREF\_OUT pins, reducing the need for external biasing components.
- Internal Microphone Mixing: Any combination of the MIC\_1/2, LINE\_IN and C/LFE pins may be summed to produce the microphone input. This removes the need for external mixing components in those applications that externally mixed microphone sources.

- Advanced Jack Presence Detection: Using two CODEC pins, eight resistors and isolated switch jacks, the AD1986 can detect jack insertion on eight separate jacks. Previous CODECs would have required 8 CODEC pins and 16 resistors.
- Internal Microphone/Line In/C/LFE Sharing: On systems that share the microphone with the C/LFE jack there are no external components required. The micro-phone selector can select the LINE\_IN pins in those cases where the microphone and line input devices are swapped.
- Internal Line In/Microphone/Surround Sharing: On systems that share the line in with the surround jack there are no external components required.
- **Dual Headphone Amplifiers:** The AD1986 can drive headphones out of the HP\_OUT or LINE\_OUT pins.

## AD1986

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## **SPECIFICATIONS**

Test conditions, unless otherwise noted.

#### Table 1.

Parameter	Тур	Unit
Temperature	25	°C
Digital Supply (DV <sub>DD</sub> )	3.3 ±10%	V
Analog Supply (AV <sub>DD</sub> )	5.0 ±10%	V
Sample Rate (Fs)	48	kHz
Input Signal	1,008	Hz
Analog Output Pass Band	20 Hz–20 kHz	
VIH	2.0	V
VIL	0.8	V
V <sub>IH</sub>	2.4	V
VIL	0.6	V

#### **DAC Test Conditions**

Calibrated Output –3 dB Relative to Full Scale 10 k $\Omega$  Output Load: Line (Surround), Mono, Center, and LFE 32  $\Omega$  Output Load: Headphone

#### ADC Test Conditions Calibrated

0 dB PGA Gain Input –3.0 dB Relative to Full Scale

#### Table 2. Analog Input

Input Voltage	Min	Тур	Max	Unit
MIC_1/2, LINE_IN, CD, AUX, PHONE_IN (No Preamp)		1		VRMS <sup>1</sup>
C/LFE and SURROUND (When Used as Inputs)		2.83		V p-p
MIC_1/2, LINE_IN, C/LFE With 30 dB Preamp		0.032		VRMS
		0.089		V p-p
MIC_1/2, LINE_IN, C/LFE With 20 dB Preamp		0.1		VRMS
		0.283		V p-p
MIC_1/2, LINE_IN, C/LFE With 10 dB Preamp		0.316		VRMS
		0.894		V p-р
Input Impedance <sup>2</sup>		20		kΩ
Input Capacitance		5	7.5	рF

<sup>1</sup> RMS values assume sine wave input.

<sup>2</sup> Guaranteed by design, not production tested.

Parameter	Min	Тур	Max	Unit
Step Size (LINE_OUT, HP Out, Mono Out, SURROUND, CENTER, LFE)		-1.5		dB
Output Attenuation Range (0 dB to –46.5 dB)		-6.5		dB
Mute Attenuation of 0 dB Fundamental	-80			dB

#### Table 4. Programmable Gain Amplifier—ADC

Parameter	Min	Тур	Max	Unit
Step Size		1.5		dB
PGA Gain Range Span (0 dB to 22.5 dB)		22.5		dB

#### Table 5. Analog Mixer—Input Gain/Amplifiers/Attenuators

Parameter	Min	Тур	Max	Unit
Signal-to-Noise Ratio (SNR)				
CD to LINE_OUT		90		dB
LINE, AUX, PHONE to LINE_OUT <sup>1</sup>		88		dB
MIC_1 or MIC_2 to LINE_OUT <sup>1</sup>		80		dB
Step Size: All Mixer Inputs (Except PC Beep)		-1.5		dB
Step Size: PC Beep		-3.0		dB
Input Gain/Attenuation Range: All Mixer Inputs (+12 dB to –34.5 dB)		-46.5		dB

<sup>1</sup> Guaranteed by design, not production tested.

### Table 6. Digital Decimation and Interpolation Filters<sup>1</sup>

Parameter	Min	Typ Max	Unit
Pass Band	0	<b>0.4</b> × Fs	Hz
Pass Band Ripple		±0.09	dB
Transition Band	$0.4 \times F_s$	<b>0.6</b> × Fs	Hz
Stop Band	$0.6 \times F_s$	∞	Hz
Stop Band Rejection	-74		dB
Group Delay		16/Fs	S
Group Delay Variation Over Pass Band		0	μs

### Table 7. Analog-to-Digital Converters

Parameter	Min	Тур	Max	Unit
Resolution		20		Bits
Total Harmonic Distortion (THD)		-95		dB
Dynamic Range (–60 dB Input, THD + N referenced to Full Scale, A-Weighted)		-85		dB
Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L)		-80		dB
LINE_IN to Other Inputs		-100	-80	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)		±10		%
Interchannel Gain Mismatch (Difference of Gain Errors)			±0.5	dB
ADC Offset Error			±5	mV

Table 8. Digital-to-Analog Converters

Table 8. Digital-to-Analog Converters				
Parameter	Min	Тур	Мах	Unit
Resolution		24		Bits
Total Harmonic Distortion (LINE_OUT Drive)		-92		dB
Total Harmonic Distortion HP_OUT		-75		dB
Dynamic Range (–60 dB Input, THD + N referenced to Full Scale, A-Weighted)		91		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)		±10		%
Interchannel Gain Mismatch (Difference of Gain Errors)			±0.7	dB
DAC Crosstalk <sup>1</sup> (Input L, Zero R, Read R_OUT; Input R, Zero L, Read L_OUT)			-80	dB

<sup>1</sup> Guaranteed by design, not production tested.

### Table 9. Analog Output

Parameter	Min	Тур	Max	Unit
FULL-SCALE OUTPUT VOLTAGE: SURROUND, CENTER/LFE, MONO_OUT		1		VRMS
		2.83		V p-р
Output Impedance <sup>1</sup>		300		Ω
External Load Impedance <sup>1</sup>	10			kΩ
Output Capacitance <sup>1</sup>		15		pF
External Load Capacitance			1,000	pF
FULL-SCALE OUTPUT VOLTAGE: HP_OUT, LINE_OUT		1		VRMS
		2.83		V p-р
Output Impedance <sup>1</sup>			1	Ω
External Load Impedance <sup>1</sup>	32			Ω
Output Capacitance <sup>1</sup>		15		pF
External Load Capacitance <sup>1</sup>			1,000	pF
VREF_FILT, $A_{VDD} = 5.0 V$	2.050	2.250	2.450	V
$A_{VDD} = 3.3 V$		1.125		V
VREF_OUT(MIC, C/LFE, LIN) (xVREF [2:0] = 001)		2.250		V
(xVREF [2:0] = 100, A <sub>VDD</sub> = 5.0 V)		3.700		V
(xVREF [2:0] = 100, A <sub>VDD</sub> = 3.3 V)		2.250		V
(xVREF [2:0] = 010)		0.0		V
Current Drive			5	mA
Mute Click (Muted Output, Unmuted Midscale DAC Output)		±5		mV

## Table 10. Static Digital Specifications—AC '97

Parameter	Min	Тур	Max	Unit
High Level Input Voltage (V <sub>IH</sub> ), Digital Inputs	$0.65 \times DV_{DD}$			V
Low Level Input Voltage (V <sub>IL</sub> )			$0.35 \times DV_{\text{DD}}$	V
High Level Output Voltage (V <sub>OH</sub> ), I <sub>OH</sub> = 2 mA	$0.90 \times DV_{DD}$			V
Low Level Output Voltage ( $V_{OL}$ ), $I_{OL} = 2 \text{ mA}$			$0.10 \times DV_{\text{DD}}$	V
Input Leakage Current	-10		10	μΑ
Output Leakage Current	-10		10	μΑ
Input/Output Pin Capacitance			7.5	pF

## AD1986

#### Table 11. Power Supply (Quiescent State)

Parameter	Min	Тур	Max	Unit
Power Supply Range—Analog (AV <sub>DD</sub> ) ±10%	4.5		5.5	V
Power Supply Range—Digital (DV <sub>DD</sub> ) $\pm 10\%$	2.97		3.63	V
Power Dissipation—Analog (AV <sub>DD</sub> )/Digital (DV <sub>DD</sub> )		365/171.6		mW
Analog Supply Current—Analog (AV <sub>DD</sub> )		73		mA
Digital Supply Current—Digital (DV <sub>DD</sub> )		52		mA
Power Supply Rejection (100 mV p–p Signal @ 1 kHz)		40		dB

#### Table 12. Power-Down States—AC '97 (Quiescent State)

Parameter	Set Bits	DVDDTyp		Unit
ADC	PRO	53.0	45.7	mA
FRONT DAC	PR1	53.7	47.7	mA
CENTER DAC	PRI	62.0	53.2	mA
SURROUND DAC	PRJ	53.5	47.1	mA
LFE DAC	PRK	62.0	52.8	mA
ADC + ALL DACs	PR1, PR0, PRI, PRJ, PRK	27.0	14.5	mA
Mixer	PR2	36.6	53.2	mA
ADC + Mixer	PR2, PR0	27.6	45.7	mA
ALL DACs + Mixer	PR2, PR1, PRI, PRJ, PRK	12.6	33.0	mA
ADC + ALL DACs + Mixer	PR2, PR1, PR0, PRI, PRJ, PRK	2.4	14.5	mA
Standby	PR5, PR4, PR3, PR2, PR1(IJK), PR0	0.0	0.05	mA
Headphone Standby	PR6	55.0	53.2	mA
LINE_OUT HP Standby	LOHPEN = 0	62.0	53.2	mA

### Table 13. Clock Specifications—AC '97<sup>1</sup>

Parameter	Min	Тур	Max	Unit
Input Clock Frequency (Reference Clock Mode)		14.31818 48.000		MHz
Recommended Clock Duty Cycle	40	50	60	%

<sup>1</sup> Refer to AC '97, Revision 2.3 specifications for details of clock detection at startup. AD1986 CODEC clock source detection must follow AC '97, Revision 2.3 guidelines.

## **AC '97 TIMING PARAMETERS**

Guaranteed over operating temperature range. Refer to the AC '97 specifications (Revision 2.3, Release 1.0) for further information. The specification can be downloaded from http://developer.intel.com/ial.scalableplatforms/audio.



Figure 2. Cold Reset Timing (CODEC is Supplying the BIT\_CLK Signal)

Table 14.					
Symbol	Parameter	Min	Тур	Max	Unit
t <sub>rst_low</sub>	Recommended During Active (Low) RESET Signal	1.0			μS
t <sub>RST2CLK</sub>	RESET Inactive (High) to BIT_CLK Active	162.8		400,000	nS



Figure 3. Warm Reset Timing

#### Table 15.

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>sync_high</sub>	Sync Active (High) Pulse Width		1.3		μS
t <sub>sync2clk</sub>	Sync Inactive to BITCLK Startup Delay	162.8			nS



Figure 4. ATE Test Mode

Table	16.
-------	-----

Symbol	Parameter	Min	Тур	Max	Unit
tsetup2rst	Setup to RESET Inactive (SYNC, SDATA_OUT)	15			nS
toff	Rising Edge of RESET to Hi-Z Delay			25	nS



#### Table 17.

Symbol	Parameter	Min	Тур	Max	Units
t <sub>sync_high</sub>	BITCLK High Pulse Width	40.5		41.7	nS
t <sub>clk_low</sub>	BITCLK Low Pulse Width	39.7		40.6	nS
t <sub>clk_period</sub>	BITCLK Period		81.4		nS
	BIT_CLK Frequency		12.288		MHz
	BIT_CLK Frequency Accuracy			±1.0	ppm
	BIT_CLK Jitter <sup>1,2</sup>		750		ps
t <sub>SYNC_HIGH</sub>	Sync Active (High) Pulse Width		1.3		μS
t <sub>SYNC_LOW</sub>	Sync Inactive (Low) Pulse Width		19.5		μS
tsync_period	Sync Period		20.8		μS
	Sync Frequency		48.0		kHz

<sup>1</sup> Guaranteed by design, but not production tested. <sup>2</sup> Output jitter directly dependent on input clock jitter.



Figure 6. Link Low Power Mode Timing

Table 1	18.
---------	-----

Symbol	Parameter	Min	Тур	Max	Units
t <sub>s2_PDOWN</sub>	End of Slot 2 to BIT_CLK, SDATA_IN Low	0		1.0	μS





### Table 19.

Symbol	Parameter	Min	Тур	Max	Unit
triseclk	BIT_CLK Rise Time	2	4	6	nS
<b>t</b> FALLCLK	BIT_CLK Fall Time	2	4	6	nS
t <sub>RISESYNC</sub>	SYNC Rise Time	2	4	6	nS
trisesync	SYNC Fall Time	2	4	6	nS
trisedin	SDATA_IN Rise Time	2	4	6	nS
trisedin	SDATA_IN Fall Time	2	4	6	nS
<b>t</b> risedout	SDATA_OUT Rise Time	2	4	6	nS
<b>t</b> risedout	SDATA_OUT Fall Time	2	4	6	nS



Figure 8. Link Low Power Mode Timing (Detail)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>co</sub>	Propagation Delay			25	nS
<b>t</b> SETUP	Setup to Falling Edge of BIT_CLK	4			nS
tHOLD	Hold from Falling Edge of BIT_CLK	3			nS
VIH	Digital Signal High Level Input Voltage	0.65 DV <sub>DD</sub>			v
VIL	Digital Signal Low Level Input Voltage			0.35 DV <sub>DD</sub>	v
Vон	Digital Signal High Level Output Voltage	0.9 DV <sub>DD</sub>			V
Vol	Digital Signal Low Level Output Voltage			0.1 DV <sub>DD</sub>	v

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 21.

Power Supply	Min	Max	Unit
Digital (DV <sub>DD</sub> )	-0.3	+3.6	V
Analog (AV <sub>DD</sub> )	-0.3	+6.0	V
Input Current (Except Supply Pins)		±10.0	mA
Analog Input Voltage (Signal Pins)	-0.3	$AV_{DD} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	DV <sub>DD</sub> + 0.3	V
Ambient Temperature (Operating)			°C
Commercial	0	+70	
Industrial	-40	+85	
Storage Temperature	-65	+150	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ENVIRONMENTAL CONDITIONS**

Ambient Temperature Rating
$T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$
$T_{CASE}$ = case temperature in °C
PD = power dissipation in W
$\theta_{CA}$ = thermal resistance (case-to-ambient)
$\theta_{JA}$ = thermal resistance (junction-to-ambient)
$\theta_{\rm JC}$ = thermal resistance (junction-to-case)

#### Table 22. Thermal Resistance

Package	θ <sub>JA</sub>	οις	θςΑ
LQFP	76.2°C/W	17°C/W	59.2°C/W

## **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTION



Figure 9. Pin Configuration

#### Table 23. Pin Function Descriptions

Mnemonic	Pin Number	Input/Ouput	Description
AC '97CK	2	1	External Clock In (14.31818 MHz).
SDATA_OUT	5	1	AC Link Serial Data Output. Input Stream.
BIT_CLK	6	0	AC Link Bit Clock. 12.288 MHz Serial Data Clock.
SDATA_IN	8	I/O	AC Link Serial Data Input. Output Stream.
SYNC	10	1	AC Link Frame Sync .
RESET	11	1	AC Link Reset. Master Hardware Reset.

### Table 24. Digital Input/Output

	Pin	Input/	
Mnemonic	Number	Output	Description
S/PDIF_OUT	48	0	S/PDIF Output.
EAPD	47	0	External Amplifier Power-Down Output.
GPO	3	0	General-Purpose Output pin. A digital signal that can be used to control external circuitry.

#### Table 25. Jack Sense

Mnemonic	Pin Number	Input/Ouput	Description
JACK_SENSE_A	16	I	JackSense 0–3 Input
JACK_SENSE_B	17	I	Jack Sense 4–7 Input

## Table 26. Analog Input/Output

Mnemonic	Pin Number	Input/ Ouput	Description
PCBEEP	12	Ι	Analog PC Beep Input. Routed to all output capable pins when RESET is asserted.
PHONE_IN	13	1	Monaural Line Level Input.
AUX_L	14	1	Auxiliary Left Channel Input.
AUX_R	15	1	Auxiliary Right Channel Input.
CD_L	18	1	CD-Audio-Left Channel.
CD_GND	19	1	CD-Audio-Analog-Ground-Reference (for Differential CD Input).
CD_R	20	1	CD-Audio-Right Channel.
MIC_1	21	1	Microphone 1 or Line-In-Left Input (See LISEL Bits in Register 0x76).
MIC_2	22	1	Microphone 2 or Line-In-Right Input (See LISEL Bits in Register 0x76).
LINE_IN_L	23	1	Line-In-Left Channel or Microphone 1 Input (See OMS Bits in Register 0x74).
LINE_IN_R	24	1	Line-In-Right Channel or Microphone 2 Input (See OMS Bits in Register 0x74).
CENTER_OUT	31	I/O	Center-Channel Output or Microphone 1 Input (See OMS Bits in Register 0x74).
LFE_OUT	32	I/O	Low-Frequency-Enhanced Output or Microphone 2 Input (See OMS Bits in Register 0x74).
HEADPHONE_L	39	0	Headphone-Out-Left Channel (See HPSEL Bits in Register 0x76).
HEADPHONE_R	41	0	Headphone-Out-Right Channel (See HPSEL Bits in Register 0x76).
LINE_OUT_L	43	0	Line-Out (Front)—Left Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).
LINE_OUT_R	45	0	Line-Out (Front)—Right Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).
MONO_OUT	37	0	Monaural Output to Telephony Subsystem Speakerphone.
SURR_OUT_L	35	I/O	Surround-Left Channel Output or Line-In-Left Input (See LISEL and SOSEL Bits in Register 0x76).
SURR_OUT_R	36	I/O	Surround-Right Channel Output or Line-In-Right Input (See LISEL and SOSEL Bits in Register 0x76).

## Table 27. Filter/Reference

Mnemonic	Pin Number	Input/ Ouput	Description
VREF_FILT	27	0	Voltage Reference Filter.
VREF_OUT (MIC)	28	0	Programmable Voltage Reference Output (Intended for MIC Bias on the MIC_1/2 Channels).
VREF_OUT (LINE_IN)	29	0	Programmable Voltage Reference Output (Intended for MIC Bias on the LINE_IN Channels).
VREF_OUT (C/LFE)	33	0	Programmable Voltage Reference Output (Intended for MIC Bias on the C/LFE Channels).

#### Table 28. Power and Ground

Mnemonic	Pin Number	Input/ Ouput	Description
DVDD	1		Digital Supply Voltage (3.3 V).
	9		
DV <sub>ss</sub>	4		Digital Supply Return (Ground).
	7		
AV <sub>DD</sub>	25		Analog Supply Voltage (5.0 V or 3.3 V). AV <sub>DD</sub> supplies should be well filtered because supply
	34		noise will degrade audio performance.
	38	1	
	42		
	46		
AV <sub>ss</sub>	26		Analog Supply Return (Ground).
	30		
	40		
	44		

## AC '97 REGISTERS

## Table 29. Register Map

0x04         Head           0x06         PC Ba           0x07         PC Ba           0x08         Micro           0x10         Line           0x11         Line           0x12         CD V           0x13         Front           0x14         AUX           0x15         AUX           0x16         AUX           0x17         ADC           0x18         Front           0x20         Gene           0x21         AUX           0x22         Front           0x23         Ext'd           0x24         Surr.           0x25         Surr.           0x320         CLET           0x331         CLET           0x34         Surr.           0x35         Surr.	ter Volume dphones Volume no Volume	EAPD	SE4 x x A/DS x x x x x x x x x x x x x x x x x x x	SE3 x x x x x x x x x x x x x x x z r z PR5	SE2 LV4 LV4 F7 x LV4 LV4 LV4 LV4 LV4 LV4 LV4 X x x 11	SE1 LV3 X F6 X LV3 LV3 LV3 LV3 LV3 LV3 LV3 LV3 LV3 LV3	SE0 LV2 LV2 x F5 x LV2 LV2 LV2 LV2 LV2 LV2 LV2 LV2 LV2 LV2	LV1 LV1 x F4 LV1 LV1 LV1 LV1 LV1 LV1 LS1	F3 x LV0 LV0 LV0 LV0 LV0	ID7 RM RM F2 X RM RM RM RM	x F1 x M20 x x x	ID5 x x F0 x x x x x x x	ID4 RV4 RV4 V4 V3 V4 RV4 RV4 RV4 RV4	ID3 RV3 RV3 V2 V2 V3 RV3 RV3 RV3 RV3	ID2 RV2 RV2 V2 V1 V2 RV2 RV2 RV2 RV2 RV2	ID1 RV1 V1 V1 V1 RV1 RV1 RV1 RV1 RV1	ID0 RV0 V0 x RV0 RV0 RV0 RV0	0x0290 0x8080 0x8080 0x8000 0x8000 0x8008 0x8888 0x8888 0x8888
No.04         Head           0x06         PC Ba           0x07         PC Ba           0x08         Micro           0x010         Micro           0x101         Line           0x112         CD V           0x12         AUX           0x14         AUX           0x15         AUX           0x16         AUX           0x17         AUX           0x18         Front           0x20         Gene           0x21         AUX           0x22         Ford           0x23         Ext'd           0x24         Surr.           0x25         Surr.           0x32         AUC           0x33         C/LFI           0x34         Surr.	dphones Volume no Volume Beep ne Volume rophone Volume e In Volume Volume (Volume t DAC Volume c Select C Volume eral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM M M LM LM LM LM LM LM X LM X LM X I4 EAPD ID1'	x A/DS x x x x x x x x x x x x x x r z r 6	x x x x x x x x x x x x x x x 12	LV4 x F7 LV4 LV4 LV4 LV4 LV4 LV4 LV4 x x x	LV3 x F6 x LV3 LV3 LV3 LV3 LV3 LV3 LV3 x LV3	LV2 x F5 LV2 LV2 LV2 LV2 LV2 LV2 LV2 LV2	LV1 x F4 LV1 LV1 LV1 LV1 LV1 LV1 LS1	LVO X F3 LVO LVO LVO LVO LVO	RM x F2 x RM RM RM	x F1 x M20 x x x	x FO x x x x	RV4 V4 V3 RV4 RV4 RV4	RV3 V2 V2 V3 RV3 RV3 RV3	RV2 V2 V1 V2 RV2 RV2 RV2 RV2	RV1 V1 V0 V1 RV1 RV1 RV1	RVO VO X VO RVO RVO	0x8080 0x8000 0x8000 0x8008 0x8888 0x8888
0x06         Monor           0x07         PC Br           0x06         Phonor           0x10         Line Br           0x11         Line Br           0x12         CD V           0x13         Front           0x14         AUX           0x15         Front           0x14         ADC           0x15         ADC           0x14         ADC           0x20         Gener           0x21         Audit           0x22         Foront           0x24         Surr           0x25         Surr           0x32         ADC           0x33         C/LFI           0x34         Surr           0x35         Surr	no Volume Beep ne Volume rophone Volume e In Volume Volume ( Volume th DAC Volume C Select C Volume eral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	M M LM LM LM LM LM LM X LM X I4 EAPD ID1'	x A/DS x x x x x x x x x x x z x z r B PR6	x x x x x x x x x x x x x 12	x F7 LV4 LV4 LV4 LV4 LV4 LV4 LV4 x x x	x F6 x LV3 LV3 LV3 LV3 LV3 LV3 x LV3	x F5 LV2 LV2 LV2 LV2 LV2 LV2 LV2 LS2	x F4 LV1 LV1 LV1 LV1 LV1 LV1 LS1	x F3 LV0 LV0 LV0 LV0 LV0 LV0	x F2 x RM RM RM	x F1 X M20 X x x x	x FO x x x x	V4 V3 V4 RV4 RV4 RV4	V2 V2 V3 RV3 RV3 RV3	V2 V1 V2 RV2 RV2 RV2 RV2	V1 V0 V1 RV1 RV1 RV1	VO X VO RVO RVO	0x8000 0x8000 0x8008 0x8888 0x8888
0x0A         PC Ba           0x0C         Phore           0x0E         Micro           0x10         Line           0x11         CD V           0x12         CD V           0x13         Front           0x14         ADC           0x15         ADC           0x20         Gene           0x24         Audit           0x25         Ext'd           0x26         Front           0x27         Front           0x28         Ext'd           0x20         Front           0x21         Surr.           0x22         Surr.           0x30         C/LFI           0x34         Surr.           0x35         Surr.	Beep ne Volume rophone Volume e In Volume (Volume (Volume t DAC Volume E Select E Volume ueral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	M M LM LM LM LM LM X LM X I4 EAPD ID1'	A/DS x x x x x x x x x x x x r r 6	x x x x x x x x x x x x 12	F7 x LV4 LV4 LV4 LV4 LV4 LV4 x x x x	F6 x LV3 LV3 LV3 LV3 LV3 LV3 LV3 x LV3	F5 x LV2 LV2 LV2 LV2 LV2 LV2 LV2 LS2	F4 x LV1 LV1 LV1 LV1 LV1 LV1 LS1	F3 x LV0 LV0 LV0 LV0 LV0	F2 x RM RM RM RM	F1 x M20 x x x x	FO × × × ×	V3 V4 RV4 RV4 RV4	V2 V3 RV3 RV3 RV3	V1 V2 RV2 RV2 RV2	VO V1 RV1 RV1 RV1	x VO RVO RVO RVO	0x8000 0x8008 0x8888 0x8888
0x0C         Phon           0x0E         Micro           0x10         Line           0x12         CD V           0x14         AUX           0x15         Front           0x16         AUX           0x17         ADC           0x14         ADC           0x12         Gene           0x24         Audit           0x25         Ext'd           0x26         Front           0x27         Surr.           0x28         Ext'd           0x20         Gurr.           0x21         Surr.           0x32         ADC           0x34         Surr.           0x35         Surr.           0x36         Surr.	ne Volume rophone Volume e In Volume (Volume (Volume t DAC Volume E Select Volume eral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	M LM LM LM LM LM X LM X I4 EAPD ID1'	x x x x x x x x x I3 PR6	x x x x x x x x x x x 12	x LV4 LV4 LV4 LV4 LV4 LV4 x x x x	x LV3 LV3 LV3 LV3 LV3 LV3 LV3 X	x LV2 LV2 LV2 LV2 LV2 LV2 LV2 LS2	x LV1 LV1 LV1 LV1 LV1 LV1 LS1	x LVO LVO LVO LVO	x RM RM RM RM	x M20 x x x	x x x x	V4 RV4 RV4 RV4	V3 RV3 RV3 RV3	V2 RV2 RV2 RV2	V1 RV1 RV1 RV1	VO RVO RVO RVO	0x8008 0x8888 0x8888
0x0E         Micro           0x12         CD V           0x12         CD V           0x14         AUX           0x15         Front           0x14         ADC           0x15         ADC           0x14         ADC           0x15         Gene           0x20         Gene           0x24         Audit           0x25         Ext'd           0x26         Front           0x27         Front           0x28         Ext'd           0x20         Front           0x21         Surr.           0x22         Surr.           0x32         ADC           0x33         C/LFI           0x34         Surr.           0x35         Surr.	rophone Volume In Volume Volume ( Volume It DAC Volume E Select Volume Ieral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM LM LM LM LM X LM X I4 EAPD ID1'	x x x x x x x I3 PR6	x x x x x x x x 12	LV4 LV4 LV4 LV4 LV4 LV4 x x x x	LV3 LV3 LV3 LV3 LV3 LV3 LV3 x LV3	LV2 LV2 LV2 LV2 LV2 LV2 LV2	LV1 LV1 LV1 LV1 LV1 LV1 LS1	LVO LVO LVO LVO LVO	RM RM RM RM	M20 x x x	x x x	RV4 RV4 RV4	RV3 RV3 RV3	RV2 RV2 RV2	RV1 RV1 RV1	RVO RVO RVO	0x8888 0x8888
0x10         Line           0x12         CD V           0x16         AUX           0x17         ADC           0x10         ADC           0x12         Gene           0x24         Audit           0x25         Form           0x26         Powe           0x27         Form           0x28         Ext'd           0x20         Form           0x26         Surr.           0x27         Surr.           0x30         C/LFI           0x36         Surr.           0x37         Surr.           0x38         Surr.	e In Volume Volume ( Volume Int DAC Volume E Select E Volume Internal Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM LM LM LM X LM X I4 EAPD ID1'	x x x x x x I3 PR6	x x x x x x x x 12	LV4 LV4 LV4 LV4 x x x x	LV3 LV3 LV3 LV3 x LV3	LV2 LV2 LV2 LV2 LS2	LV1 LV1 LV1 LV1 LS1	LVO LVO LVO LVO	RM RM RM	x x x	x x	RV4 RV4	RV3 RV3	RV2 RV2	RV1 RV1	RV0 RV0	0x8888
0x12         CD V           0x16         AUX           0x18         Front           0x14         ADC           0x12         ADC           0x14         ADC           0x12         ADC           0x20         Gener           0x24         Audit           0x25         Forver           0x26         Ext'd           0x27         Surr.           0x30         C/LFI           0x34         Surrc           0x38         Surrc           0x38         Surrc	Volume ( Volume nt DAC Volume E Select E Volume eral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM LM LM LM X I4 EAPD ID1'	x x x x x I3 PR6	x x x x x x l2	LV4 LV4 LV4 x x x	LV3 LV3 LV3 x LV3	LV2 LV2 LV2 LS2	LV1 LV1 LV1 LS1	LVO LVO LVO	RM RM	x x	x	RV4	RV3	RV2	RV1	RV0	
0x16         AUX           0x18         Front           0x1A         ADC           0x1C         ADC           0x20         Gene           0x24         Audia           0x26         Powe           0x27         Front           0x28         Ext'd           0x20         Front           0x20         Surr.           0x21         Surr.           0x32         ADC           0x34         C/LFI           0x35         C/LFI           0x36         Surr.           0x37         Surr.	( Volume nt DAC Volume 5 Select 5 Volume heral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM LM X LM X I4 EAPD ID1'	x x x X I3 PR6	x x x x x 12	LV4 LV4 x x x	LV3 LV3 x LV3	LV2 LV2 LS2	LV1 LV1 LS1	LVO LVO	RM	x							0x8888
0x18         Front           0x1A         ADC           0x1C         ADC           0x20         Gene           0x24         Audit           0x26         Powe           0x27         Ext'd           0x28         Ext'd           0x20         Fornt           0x21         Surr.           0x22         ADC           0x32         C/LFI           0x34         Surr.           0x34         Surr.           0x38         Surr.	nt DAC Volume Select Volume Io Int. and Paging Ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM x LM x I4 EAPD ID1 <sup>1</sup>	x x x I3 PR6	x x x x l2	LV4 x x x	LV3 x LV3	LV2 LS2	LV1 LS1	LV0			х	RV4	RV3	RV2	RV1		
0x1A         ADC           0x1C         ADC           0x20         Gene           0x24         Audir           0x26         Powe           0x27         Ext'd           0x26         Form           0x27         Surr.           0x30         C/LFI           0x32         ADC           0x33         C/LFI           0x34         Surr.           0x35         Surr.           0x36         Surr.	E Select E Volume leral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	x LM x I4 EAPD ID1 <sup>1</sup>	x x I3 PR6	x x x 12	x x x	x LV3	LS2	LS1		RM	v						RV0	0x8888
0x1C         ADC           0x20         Gener           0x24         Audia           0x26         Power           0x27         Ext'd           0x28         Ext'd           0x20         Formation           0x21         Surration           0x32         ADC           0x33         C/LFH           0x34         Surration           0x35         Surration	C Volume leral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	LM x I4 EAPD ID1 <sup>1</sup>	x x I3 PR6	x x I2	x x	LV3			150		^	х	RV4	RV3	RV2	RV1	RV0	0x8888
0x20         Gener           0x24         Audit           0x26         Powe           0x27         Ext'd           0x28         Ext'd           0x20         Form           0x21         Surr.           0x32         ADC           0x33         C/LFI           0x34         Surr.           0x35         Surr.           0x36         Surr.	ieral Purpose lio Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	x I4 EAPD ID1 <sup>1</sup>	x I3 PR6	x 12	x		LV2		L30	x	x	x	x	x	RS2	RS1	RS0	0x0000
0x24Audia0x26Powe0x28Ext'd0x20Front0x22Surr.0x30C/LFI0x32ADC0x36C/LFI0x37Surra0x38Surra0x34SPDI	io Int. and Paging ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	I4 EAPD ID1 <sup>1</sup>	I3 PR6	12		DRSS1		LV1	LV0	RM	х	х	х	RV3	RV2	RV1	RV0	0x8080
0x26         Powe           0x28         Ext'd           0x2C         Front           0x2E         Surr.           0x30         C/LFI           0x32         ADC           0x34         C/LFI           0x35         C/LFI           0x36         Surr.	ver-Down Ctrl/Stat d Audio ID d Audio Stat/Ctrl	EAPD	PR6		11	1	DRSS0	МІХ	MS	LPBK	х	x	х	x	x	x	x	0x0000
0x28         Ext'd           0x2A         Ext'd           0x2C         Front           0x2E         Surr.           0x30         C/LFI           0x32         ADC           0x38         Surrc           0x38         Surrc	d Audio ID d Audio Stat/Ctrl	ID11		PR5	1	10	x	x	х	х	х	х	х	PG3	PG2	PG1	PG0	0xxx00
0x2A         Ext'd           0x2C         From           0x2E         Surr.           0x30         C/LFI           0x32         ADC           0x36         C/LFI           0x37         ADC           0x38         Surr           0x38         Surr	d Audio Stat/Ctrl		ID0	1	PR4	PR3	PR2	PR1	PR0	х	х	х	x	REF	ANL	DAC	ADC	0x000x
0x2CFront0x2ESurr.0x30C/LFI0x32ADC0x36C/LFI0x38Surrc0x3ASPDI				x	x	REV1	REV0	AMAP	LDAC	SDAC	CDAC	DSA1	DSA0	x	SPDF	DRA	VRA	0x0BC7
0x2ESurr.0x30C/LFI0x32ADC0x36C/LFI0x38Surrc0x3ASPDII	nt DAC PCM Rate	х	х	PRK	PRJ	PRI	SPCV	х	LDAC	SDAC	CDAC	SPSA1	SPSA0	х	SPDIF	DRA	VRA	0x0xx0
0x30 C/LFI 0x32 ADC 0x36 C/LFI 0x38 Surrc 0x3A SPDI		R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x32 ADC 0x36 C/LFI 0x38 Surrc 0x3A SPDI	. DAC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x36 C/LFI 0x38 Surro 0x3A SPDII	E DAC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x38 Surro 0x3A SPDI	PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x3A SPDI	E DAC Volume	LFEM	x	x	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	x	х	CNT4	CNT3	CNT2	CNT1	CNT0	0x8888
	ound DAC Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	х	RV4	RV3	RV2	RV1	RV0	0x8888
0x60 EQ C	IF Control	v	VCFG	SPSR	x	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	/AUDIO	PRO	0x2000
	Control	EQM	x	x	x	x	x	x	x	SYM	CHS	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080
0x62 EQ D	Data	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0xxxxx
0x70 Misc.	c. Control Bits 2	x	х	x	MVREF2	MVREF1	<b>MVREF0</b>	x	х	MMDIS	x	JSMAP	CVREF2	CVREF1	CVREF0	х	x	0x0000
0x72 Jack	Sense	JS1 SPRD	JS1 DMX	JS0 DMX	JS MT2	JS MT1	JS MTO	JS1 EQB	JS0 EQB	x	x	JS1 MD	JS0 MD	JS1 ST	JS0 ST	JS1 INT	JS0 INT	0x0000
0x74 Seria	al Configuration	SLOT16	REGM2	REGM1	REGM0	REGM3	OMS2	OMS1	OMS0	SPOVR	LBKS1	LBKS0	INTS	CSWP	SPAL	SPDZ	SPLNK	0x1001
0x76 Misc.	c. Control Bits 1	DACZ	AC97NC <sup>2</sup>	MSPLT	SODIS <sup>3</sup>	CLDIS	x	DMIX1	DMIX0	SPRD	2CMIC	SOSEL	SRU	LISEL1	LISELO	MBG1	MBG0	0x6010
0x78 Adva	anced Jack Sense	JS7ST	JS7INT	JS6ST	JS6INT	JS5ST	JS5INT	JS4ST	JS4INT	JS4-7H	x	JS3MD	JS2MD	JS3ST	JS2ST	<b>JS3INT</b>	JS2INT	0xxxxx
0x7A Misc.		JSINVB	HPSEL1	HPSEL0	LOSEL	JSINVA	LVREF2	LVREF1	LVREF0	х	x	х	LOHPEN	GPO	мміх	х	x	0x0000
0x7C Vend	c. Control Bits 3	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0	0x4144
0x7E Vend	c. Control Bits 3 dor ID1	. ,	T6	T5	T4	Т3	T2	T1	Т0	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0	0x5378
0x601 CODI 0x621 PCI S		T7		х	CL4 PVI12	CL3 PVI11	CL2 PVI10			RV7 PVI7				RV3 PVI3	RV2 PVI2	RV1 PVI1	RV0 PVI0	0x0002 0xFFFF
0x641 PCI S	dor ID1 dor ID2 DEC Class/Rev		x PVI14	PVI13	1	PI11	PI10	PI9					PVI4					1

## AD1986

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x661	Function Select	x	х	х	x	x	x	х	x	x	х	x	FC3	FC2	FC1	FC0	T/R	0x0000
0x681	Function Information	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	x	x	x	FIP	0xXxxx
0x6A1	Sense Register	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	0xXxxx

<sup>1</sup> CODEC is always master, ID bits are read-only 0 (zeros).
 <sup>2</sup> Bits for the AD198x are backwards-compatible only, AC97NC and MSPLT are read-only 1 (ones).
 <sup>3</sup> SODIS/SOSEL were LODIS/LOSEL in the AD1985. Most AD1985 configurations swapped LINE\_OUT and SURROUND pins; these bits really operated as SO not LO.

## **REGISTER DETAILS**

## **RESET (REGISTER 0x00)**

Writing any value to this register performs a register reset, which causes all registers to revert to their default values. The serial configuration (0x74) register will not reset the SLOT16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK. These bits are reset on a hard, hardware, or power-on reset. The REGM and serial configuration bits are only reset only by an external hardware reset.

The AC '97, Revision 2.3, Page 1 registers CODEC class/rev (0x601), PCI SVID (0x621), PCI SID (0x641), function information (0x681— per supported function), and sense register ST [3:0] bits (0x6A1 D [15:13]—per supported function) are only reset on a power-on reset. To satisfy the AC '97, Revision 2.3 requirements, these registers/bits are sticky across all software and hardware resets.

Reading this register returns the ID code of the part and a code for the type of 3D stereo enhancement.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	Reset	х	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0x0290

Table 30.								
Register	Function							
ID [9:0] (RO)	The ID de	codes the capabilities of the AD1986 based on the functions.						
(Identify	Bit	Function	AD1986	ID [9:0]				
Capability)	ID0	Dedicated MIC PCM In channel	0					
	ID1	Reserved (per AC '97, Revision 2.3)	0					
	ID2	Bass and treble control	0					
	ID3	Simulated stereo (mono to stereo)	0					
	ID4	Headphone out support	1	0x290				
	ID5	Loudness (bass boost) support	0					
	ID6	18-bit DAC resolution	0					
	ID7	20-bit DAC resolution	1					
	ID8	18-bit ADC resolution	0					
	ID9	20-bit ADC resolution	1					
SE [4:0] (RO)	The AD19	86 does not provide hardware 3D stereo enhancement	Default: 0x	:00				
(Stereo Enhancement)	(all bits are zero).							
х	Reserved.		Default: 0					

#### MASTER VOLUME (REGISTER 0x02)

This register controls the LINE\_OUT, SURROUND, and CENTER/LFE outputs' mute and volume controls in unison. Each volume subregister contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5dB.

The headphone output (HP\_OUT) mute and volume are controlled separately by the headphones volume register (0x04). The monaural output (MONO\_OUT) mute and volume is controlled separately by the mono volume register (0x06). To control the LINE\_OUT, SURROUND, and CENTER/LFE volumes separately use the front DAC volume register (0x18) for LINE\_OUT; the surround DAC Volume register (0x38) for SURROUND; and the C/LFE DAC volume register (0x36) for CENTER/LFE.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x02	Master Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8080

#### Table 31.

Register	Function				
L/RV [4:0] (Left/Right		olume controls the left/ri gnificant bit represents –	ight channel output gains from 0 dB to –46.5 1.5 dB.	dB.	
Volume)	L/RM	L/RV [4:0]	Function	Default	
	0	0 0000	0 dB	Default	
	0	0 1111	–22.5 dB attenuation		
	0	1 1111	-46.5 dB attenuation		
	1	x xxxx	Muted		
L/RM (Left/right mute)	Mutes the le	eft/right channels indepe	Default: muted (0x1		
х	Reserved.		Default: 0		

## **HEADPHONE VOLUME (REGISTER 0x04)**

This register controls the HP\_OUT mute and volume controls. Each volume subregister contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x04	Headphones Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8080

#### Table 32.

Register	Function				
L/RV [4:0] (Left/Right		olume controls the left/ri gnificant bit represents –	ight channel output gains from 0 dB to –46.5 1.5 dB.	dB.	
Volume)	L/RM	L/RV [4:0]	Function	Default	
	0	0 0000	0 dB	Default	
	0	0 1111	–22.5 dB attenuation		
	0	1 1111	–46.5 dB attenuation		
	1	x xxxx			
L/RM (Left/Right Mute)	Mutes the le	eft/right channels indepe	Default: muted (0x1)		
X	Reserved.		Default: 0		

### MONO VOLUME (REGISTER 0x06)

This register controls the MONO\_OUT mute and volume control. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x06	Mono Volume	М	х	х	х	х	х	х	х	х	х	х	V4	V3	V2	V1	V0	0x8000

Register	Functio	n			
V [4:0]	Volume	controls the output o	gain from 0 dB to –46.5 dB. The least significant	bit represents -1.5 dB.	
(Volume)	м	V [4:0]	Function	Default	
	0	0 0000	0 dB	Default	
	0 0 1 1 1 1		–22.5 dB attenuation		
	0	1 1 1 1 1	–46.5 dB attenuation		
	1	x xxxx	Muted		
M (Mute)	Mutes t	ne output.	Default: muted (0x1)		
x	Reserve	d.		Default: 0	

## PC BEEP (REGISTER 0x0A)

This controls the level of the Analog PC beep or the level and frequency of the Digital PC beep. The volume register contains four bits, generating 16 volume steps of -3.0 dB each for a range of 0 dB to -45.0 dB. The tone frequency can be set between 47 Hz to 12,000 Hz or disabled.

Per Intel's BIOS writer's guide, the PC beep signal should play via headphone out, line out, and mono out paths. BIOS algorithms should unmute the PC beep register and the path to each output, and set the volume levels for playback.

When the AD1986 is in reset (the external RESET pin is low), the PCBEEP\_IN pin is connected internally to all of the device output pins (HEADPHONE L/R, LINE\_OUT L/R, MONO\_OUT, SURROUND L/R, and CENTER/LFE). There are no amplifiers or attenuators on this path and the external circuitry connected to this pin should anticipate the drive requirements for the multiple output sources. Headphones connected to output pins will substantially load the signal.

I	Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
Ī	0x0A	PC Beep	М	A/DS	х	F7	F6	F5	F4	F3	F2	F1	F0	V3	V2	V1	V0	х	0x8000

Register	Functio	on							
V [3:0] (Analog or		s the gain into the o and muted.	utput mixer from 0 dB to –45.0 dB. The least significant bit repr	esents –3.0 dB. The gain defaul					
Digital	М	V3V0	Function	Default					
Volume)	0	0000	0 dB	Default					
	0	1111	-45 dB attenuation						
	1	XXXX	Muted						
[7:0] PC Beep Frequency)	disables		B kHz clock by four times this number, allowing tones from 47 H eneration. The digitally-generated signal is close to a square wa						
		F7F0	Function						
		0000	Disabled	Default					
		0001	12,000 Hz tone						
		1111	47 Hz tone						
A/DS (PC Beep Source)	CODEC impeda signals	Selects either the digital PC beep generator (= 0) or analog PCBEEP pin (= 1). When the CODEC is in reset mode the analog PCBEEP pin is routed to the outputs via a high (0x0) impedance path. Once ot of reset, this bit must be programmed to a 1 to pass through any signals on the analog PCBEEP pin. Designers may choose not to connect the analog PCBEEP pin and use the digital PC beep generator solely.							
M (PC Beep Mute)	When th	nis bit is set to 1, the	PC beep signal (analog or digital) is muted.	Default: muted (0x1)					

#### Table 34.

### PHONE VOLUME (REGISTER 0x0C)

This register controls the PHONE\_IN mute and gain to the analog mixer section. The volume register contains five bits, generating 32 volume steps of 1.5 dB each for a range of 12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0C	Phone Volume	М	х	х	х	х	х	x	х	х	х	х	V4	V3	V2	V1	V0	0x8008

<b>D</b> 1.1				
Register	Function	1		
V [4:0]	Controls	the gain of this input	to the analog mixer from 12.0 dB to $-34.5$ dB. $^{-1}$	The least significant bit represents –1.5 dB.
(Volume)	MV	[4:0]	Function	Default
	0	0 0000	12 dB gain	
	0	0 1000	0 dB	Default
	0	1 1111	-34.5 dB attenuation	
	1	x xxxx	Muted	
M (Mute)	Mutes the	e input to the analog	Default: muted (0x1)	
х	Reserved		Default: 0	

### Table 25

### **MICROPHONE VOLUME (REGISTER 0x0E)**

This register controls the MIC\_1 (left) and MIC\_2 (right) channels' gain, boost, and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

In typical stereo microphone applications, the signal paths must be identical and should be set to the same gain, boost, and mute values. With stereo controls, this input is capable of nonmicrophone sources by disabling the microphone boost (M20 Bit = 0).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0E	Microphone Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	M20	х	RV4	RV3	RV2	RV1	RV0	0x8888

#### Table 36.

Register	Function			
L/RV [4:0] (Left/Right	Controls the le represents –1.4		this input to the analog mixer from	+12 dB to –34.5 dB. The least significant bit
/RV [4:0] Cc Left/Right rej /olume) L/i 0 0 0 1 M20 En MIC_1/2 Th Gain or	L/RM	L/RV [4:0]	Function	Default
	0	0 0000	12 dB gain	
	0	0 1000	0 dB	Default
	0	1 1111	-34.5 dB attenuation	
	1	x xxxx	Mute	
		2	,	s the boost of both the MIC_1 and MIC_2 channels the point he set to $10 \text{ dP}$
Gain	or 30 dB if nece	,	· · · · · · · · · · · · · · · · · · ·	ter 0x76), allow changing the gain boost to 10 dB
Gain	5	,	Boost Gain	ter 0x76), allow changing the gain boost to 10 dB
Gain	or 30 dB if nece <b>M20</b>	essary.	· · · · · · · · · · · · · · · · · · ·	Default: disabled
· –	or 30 dB if nece <b>M20</b>	essary	Boost Gain	
Gain	or 30 dB if nece <b>M20</b>	essary. MGB0 [1:0] xx	Boost Gain 0 dB gain	Default: disabled
Gain	or 30 dB if nece <b>M20</b>	essary. MGB0 [1:0] xx 00	Boost Gain       0 dB gain       20 dB gain	Default: disabled
Gain	or 30 dB if nece <b>M20</b> 0 1 1 1	essary. MGB0 [1:0] xx 00 01	Boost Gain       0 dB gain       20 dB gain       10 dB gain       Mute	Default: disabled

### LINE IN VOLUME (REGISTER 0x10)

This register controls the LINE\_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x10	Line In Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888

#### Table 37.

Register	Function							
L/RV [4:0] (Left/Right	Controls the represents -		of this input to the analog mixer from 12 dB t	o –34.5 dB. The least significant bit				
Volume)	L/RM	L/RV [4:0]	Function	Default				
	0	0 0000	12 dB gain					
	0	0 1000	0 dB	Default				
	0	1 1111	-34.5 dB attenuation					
	1	x xxxx	Muted					
L/RM (Left/Right Mute)	Mutes the lo	eft/right channels indepe	ndently.	Default: muted (0x1)				
х	Reserved.			Default: 0				

### CD VOLUME (REGISTER 0x12)

This register controls the CD gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Many operating systems will play CDs directly using the digital data from the CD tracks. This control will only affect CD audio playback if it is enabled for analog and this input is connected to the CD player analog connection.

F	Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
(	Dx12	CD Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 38.							
Register	Function						
L/RV [4:0] (Left/Right	Controls the represents -		of this input to the analog mixer from +12 dB	to –34.5 dB. The least significant bit			
Volume)	L/RM	L/RV [4:0]	Function	Default			
	0	0 0000	12 dB gain				
	0	0 1000	0 dB	Default			
	0	1 1111	-34.5 dB attenuation				
	1	x xxxx	Muted				
L/RM (Left/Right Mute)	Mutes the le	eft/right channels indepe	ndently.	Default: muted (0x1)			
x	Reserved.			Default: 0			

## AUX VOLUME (REGISTER 0x16)

This register controls the AUX\_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x16	AUX Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 39.

Register	Function			
L/RV [4:0] (Left/Right	Controls the represents		of this input to the analog mixer from +12 dB	to -34.5 dB. The least significant bit
Volume)	L/RM	L/RV [4:0]	Function	Default
	0	0 0000	12 dB gain	
	0	0 1000	0 dB	Default
	0	1 1111	-34.5 dB attenuation	
	1	x xxxx	Mute	
L/RM (Left/Right Mute)	Mutes the lo	eft/right channels indepe	ndently.	Default: muted (0x1)
x	Reserved.			Default: 0

#### FRONT DAC VOLUME (REGISTER 0x18)

This register controls the front DAC gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	Front DAC Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888

#### Table 40.

Register	Function							
L/RV [4:0] (Left/Right Volume)	Controls the bit represent		s of this input to the analog mixer from +12	dB to –34.5 dB. The least significant				
	L/RM	L/RV [4:0]	Function	Default				
	0	0 0000	+12 dB gain					
	0	0 1000	0 dB	Default				
	0	1 1 1 1 1	–34.5 dB attenuation					
	1	x xxxx	Mute					
L/RM (Left/Right Mute)	Mutes the le	ft/right channels indep	Default: muted (0x1					
х	Reserved.			Default: 0				

## ADC SELECT (REGISTER 0x1A)

This register selects the record source for the ADC, independently for the right and left channels. The default value is 0x0000, which corresponds to the MIC\_1/2 input for both channels.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1A	ADC Select	х	х	х	х	х	LS2	LS1	LS0	x	x	х	х	x	RS2	RS1	RS0	0x0000

Table 41.
-----------

Register	LS [2:0]	Left Record Source	Function
LS [2:0]	000	MIC_1/2 selector left channel	Default
(Left Record Select)	001	CD_IN	Left
	010	Muted	
	011	AUX_IN	Left
	100	LINE_IN	Left
	101	Stereo output mix	Left
	110	Mono output mix	Mono
	111	PHONE_IN	Mono
RS [2:0]	RS [2:0]	Right Record Source	
(Right Record Select)	000	MIC_1/2 selector left channel	Default
	001	CD_IN	Right
	010	Muted	
	011	AUX_IN	Right
	100	LINE_IN	Right
	101	Stereo output mix	Right
	110	Mono output mix	Mono
	111	PHONE_IN	Mono

### Table 42. Microphone Selector

OMS [2:0] <sup>1</sup>	MMIX <sup>2</sup>	2CMIC <sup>3</sup>	MS⁴	Left Channel⁵	Right Channel					
000	0	0	0		MIC_1 (default)					
000	0	0	1		MIC_2					
000	0	1	0	MIC_1	MIC_2					
000	0	1	1	MIC_2	MIC_1					
000	1	х	х		MIC_1 + MIC_2 (mixed)					
001	0	0	0		LINE_IN left					
001	0	0	1		LINE_IN right					
001	0	1	0	LINE_IN left	LINE_IN right					
001	0	1	1	LINE_IN right LINE_IN left						
001	1	х	х	Line in—left + right (mixed)						
01x	0	0	0		CENTER					
01x	0	0	1		LFE					
01x	0	1	0	CENTER	LFE					
01x	0	1	1	LFE	CENTER					
01x	1	х	х		CENTER + LFE (mixed)					
100	0	0	0		MIC_1 + CENTER (mixed)					
100	0	0	1	MIC_2 + LFE (mixed)						
100	0	1	0	MIC_1 + CENTER (mixed)	MIC_2 + LFE (mixed)					
100	0	1	1	MIC_2 + LFE (mixed)	MIC_1 + CENTER (mixed)					
100	1	х	х	MIC_1 + MIC_2 + CENTER + LFE (mixed)						

OMS [2:0]1	MMIX <sup>2</sup>	2CMIC <sup>3</sup>	MS <sup>4</sup>	Left Channel⁵	Right Channel					
101	0	0	0	MIC_1 + LINE	_IN left (mixed)					
101	0	0	1	MIC_2 + LINE_	IN right (mixed)					
101	0	1	0	MIC_1 + LINE_IN left (mixed)	MIC_2 + LINE_IN right (mixed)					
101	0	1	1	MIC_2 + LINE_IN right (mixed)	MIC_1 + LINE_IN left (mixed)					
101	1	х	x	MIC_1 + MIC_2 + LINE_I	N left + LINE right (mixed)					
110	0	0	0	LINE_IN left + CENTER (mixed)						
110	0	0	1	LINE_IN right	t + LFE (mixed)					
110	0	1	0	LINE_IN left + CENTER (mixed)	LINE_IN right + LFE (mixed)					
110	0	1	1	LINE_IN right + LFE (mixed)	LINE_IN left + CENTER (mixed)					
110	1	х	x	LINE_IN left + LINE_IN rig	ht + CENTER + LFE (mixed)					
111	0	0	0	MIC_1 + LINE_IN le	ft + CENTER (mixed)					
111	0	0	1	MIC_2 + LINE_IN	right + LFE (mixed)					
111	0	1	0	MIC_1 + LINE_IN left + CENTER (mixed) MIC_2 + LINE_IN right + LFE (mixed)						
111	0	1	1	MIC_2 + LINE_IN right + LFE (mixed)	MIC_1 + LINE_IN left + CENTER (mixed)					
111	1	х	x	x MIC_1 + MIC_2 + LINE_IN left + LINE_IN right + CENTER + LFE (mixed)						

<sup>1</sup> To select the alternate pins as a microphone source, see the OMS [2:0] bit (Register 0x74).

<sup>2</sup> To mix the left/right MIC channels see MMIX bit (Register 0x7A).

<sup>3</sup> For dual MIC recording see 2CMIC bit (Register 0x76) to enable simultaneous recording into L/R channels.
 <sup>4</sup> To swap left/right MIC channels, see the MS bit (Register 0x20) for MIC\_1/2 selection.
 <sup>5</sup> The MONO\_OUT pin may be connected to the left channel of the microphone selector and is affected by these bits.

### ADC VOLUME (REGISTER 0x1C)

This register controls the mute and gain of the ADC record path. The volume register contains four bits, generating 16 volume steps of 1.5 dB each for a range of 0 dB to 22.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1C	ADC Volume	LM	х	х	х	LV3	LV2	LV1	LV0	RM	х	х	х	RV3	RV2	RV1	RV0	0x8080

#### Table 43.

Register	Function			
L/RV [4:0] (Left/Right	Controls the represents 1.	5	nis input to the analog mixer from 0 d	lB to 22.5 dB The least significant bit
Volume)	L/RM	L/RV [3:0]	Function	Default
	0	0000	0 dB	Default
	0	1000	12.0 dB gain	
	0	1111	22.5 dB gain	
	1	XXXX	Muted	
L/RM (Left/Right Mute)	Mutes the lef	ft/right channels independe	ntly.	Default: muted (0x1)
х	Reserved.			Default: 0

## **GENERAL-PURPOSE (REGISTER 0x20)**

This register should be read before writing to generate a mask for only the bit(s) that need to be changed.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x20	General- Purpose	х	х	х	х	DRSS1	DRSS0	MIX	MS	LPBK	х	х	х	х	х	х	х	0x0000

Table 44.								
Register	Function			Default				
LPBK (Loop- Back Control)	testing and trou	the digital internal loop back from the ADC to the fro bleshooting. See LBKS bit in Register 0x74 for changi ENTER/LFE DACs.		Default: disabled (0x0)				
MS (MIC Select)	MIC input goes i	tion with the OMS [2:0] (0x74 D10:08]), 2CMIC (0x76 l nto the ADC0 record selector's MIC channel inputs. V s mono output audio source.						
MIX	MIX Mono Output Connection							
(Mono	0	MIX—Connected to the mono mixer output.		Default				
Output Select)	1	MIC—Connected to the left channel of the MIC se	lector and swap.					
DRSS [1:0] (Double		ecify the slots for the n+1 sample outputs. PCM L (n- out Slots 10 and 11.	+1) and PCM R (n+1) data are by default					
Rate Slot	DRSS [1:0]	DRSS [1:0]	Function					
Select)		00	PCM L, R (n+1) data is on Slots 10 and 11	Default				
		01	PCM L, R (n+1) data is on Slots 7 and 8					
		1x	Reserved					
х	Reserved.		·	Default: (				

## AUDIO INT AND PAGING (REGISTER 0x24)

This register controls the audio interrupt and register paging mechanisms.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x24	Audio Int and Paging	14	13	12	11	10	х	х	х	х	x	x	x	PG3	PG2	PG1	PG0	0xxx00

#### Table 45.

Register	Function								
PG [3:0] (Page Selector (Read/Write))	select vendor spec software can deter back does not mat	d to select a descriptor of 16 word pages between Registers 0x60 to 0x6F. A ific space to maintain compatibility with AC '97 Revision 2.2 vendor specific mine implemented pages by writing the page number and reading the value ch the value written, the page is not implemented. All implemented pages 2 cannot be implemented without Page 0x1).	registers. System ue back. If the value read						
	PG [3:0]	Addressing Page Selection	Default						
	000 (Page 0)	Page 0 (vendor) registers	Default						
	001 (Page 1)	Page ID 01, registers defined in AC '97, Revision 2.3							
	Page 0xh–0xF	Reserved							
l0 (Interrupt Enable (Read/Write))	modem Slot 12—0 interrupt infrastruc	<u>ot</u> unmask the interrupt unless ensured by the AC '97 controller that no con FPI functionality. AC '97 Revision 2.2 compliant controllers will not likely sup ture. In that case, software can poll the interrupt status after initiating a sen alay (defined by software) to determine if an interrupting event has occurred	port audio CODEC use cycle and waiting for						
	10	Interrupt Mask Status							
	0	Interrupt generation is masked	Default						
	1	Interrupt generation is unmasked							

Register	Function									
l1 (Sense Cycle (Read/Write))		bit causes a sense cycle start if supported. If a sense cycle :le. The data in the sense result register (0x6A, Page 01) m								
	11	Read		Write						
	0	Sense cycle completed (or not initiated)	Default	Aborts sense cycle (if in process)						
	1	Sense cycle still in process		Initiate sense cycle						
	These bits will indicate the cause(s) of an interrupt. This information should be used to service the correct interrupting event(s). If the Interrupt Status (Bit I4) is set, one or both of these bits must be set to indicate the interrupt cause. Hardware will reset these bits back to zero when the interrupt status bit is cleared.									
I [3:2]	12	Interrupt Status								
(Interrupt Cause	0	Sense status has not changed (did not cause interrupt). Default								
(RO))	1	Sense cycle completed or new sense information is available								
	13									
	0	GPIO status change did not cause interrupt								
	1	GPIO status change caused interrupt								
l4 (Interrupt Status (Read/Write))	enable (I0) status. A	leared by writing a 1 to this bit. The interrupt bit will char In interrupt in the GPI in Slot 12 in the AC link will follow t bit is set, one or both of I3 or I2 must be set to indicate th	this bit chang	ge when interrupt enable (I0)						
	14	Read		Write						
	0	Interrupt clear [	Default	No operation						
	1	Interrupt generated		Clears interrupt						
х	Reserved.			Default: 0						

## POWER-DOWN CTRL/STAT (REGISTER 0x26)

The ready bits are read only; writing to REF, ANL, DAC, and ADC has no effect. These bits indicate the status for the AD1986 subsections. If the bit is 1 then that subsection is ready. 'Ready' is defined as the subsection able to perform in its nominal state.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x26	Power- Down Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	х	х	x	х	REF	ANL	DAC	ADC	0x000x

Table 46.

Register	ADC	ADC Status					
ADC (RO)	0	ADC not ready					
(ADC Section Status (RO))	1	ADC sections ready to transmit data					
ADC (RO)	DAC	Front DAC Status					
((Front DAC	0	ADC not ready					
Status (RO))	1	ADC sections ready to transmit data					
ANL (RO)	ANL	Analog Status					
(Analog	0	Analog amplifiers, attenuators and mixers not ready					
Amplifiers, Attenuators and Mixers Status (RO))	1	Analog amplifiers, attenuators and mixers ready					

Register	ADC	ADC Status	
REF (RO)	VREF_OUT pin	output states controlled by the CVREF, MVREF, and LVREF controls in Registe	er 0x70.
(Voltage	REF	V <sub>REF</sub> Status	
References, V <sub>REF</sub> and VREF_OUT	0	Voltage References, VREF and VREF_OUT not ready.	
status (read only))	1	Voltage References, VREF, and VREF_OUT up to nominal level.	
PRO		put selectors' power down: clearing this bit enables VREF regardless of t Is and input muxs powered on (0x0).	he state of PR3.
PR1		r down. Also powers down the EQ circuitry. Clearing this bit enables VRE Is and EQ powered on (0x0).	F regardless of the state of PR3.
PR2		ower down. (valid if PR7 = 0). I mixer powered on (0x0).	
PR3	not powered d	-OUT pins power down. May be used in combination with PR2 or by itse own, setting this bit will have no effect on the V <sub>REF</sub> and will only power do Fand VREF_OUT pins powered on (0x0).	
PR4	must be allowe CODEC's PR4 b	ce power down. The reference and the mixer can be either up or down, led to run to completion before PR5 and PR4 are both set. In multiple-COI it controls the slave CODEC. In the slave CODEC the PR4 bit has no effect (Interface powered on (0x0).	DEC systems, the master
PR5	mixer can be ei are both set. In CODEC if the m	disabled. ect unless all ADCs, DACs, and the AC-Link are powered down (e.g. PR0, P ither up or down, but all power-up sequences must be allowed to run to multiple CODEC systems, the master CODEC's PR5 controls the slave CO naster's PR5 bit is clear. al clocks enabled (0x0).	completion before PR5 and PR4
PR6		he headphone amplifiers. p powered on (0x0).	
EAPD	EAPD	EAPD Pin Status	
	0	Sets the EAPD pin low, enabling an external power amplifier.	Default
	1	Sets the EAPD pin high, shutting the external power amplifier off.	
х	Reserved.		Default: 0

## EXT'D AUDIO ID (REGISTER 0x28)

The extended audio ID register identifies which extended audio features are supported. A nonzero extended audio ID value indicates one or more of the extended audio features are supported.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x28	Ext'd Audio ID	ID1	ID0	х	Х	REV1	REV0	AMAP	LDAC	SDAC	CDAC	DSA1	DSA0	х	SPDF	DRA	VRA	0x0BC7

Register	Description			Setting	Setting Function								
VRA (RO)	Variable rate PC	M audio: read	lonly	= 1	Variable rat	te PCM audi	o supported						
SPDIF (RO)	SPDIF support:	read only		= 1			orted (IEC958	)					
DRA (RO)	Double rate au	dio: read only		= 1	Double rate	e audio sup	ported for DA	C0 L/R					
DSA [1:0]	DAC slot assign	ment (read/w	rite)		•								
		F	ront DAC	Surro	ound DAC	C	/LFE DAC	Default					
	DSA [1:0]	Left	Right	Left	Right	Left	Right						
	00	3	4	7	8	6	9	Default					
	01	7	8	6	9	10	11						
	10	6	9	10	11	3	4						
	11	10	11	3	4	7	8						

Register	Description	Setting	Function
CDAC (RO)	PCM CENTER DAC: read only	= 1	PCM center DAC supported
SDAC (RO)	PCM Surround DAC: read only	= 1	CM Surround DACs supported
LDAC (RO)	PCM LFE DAC: read only	= 1	PCM LFE DAC supported
AMAP (RO)	Slot DAC mappings: read only	= 1	CODEC ID based slot/DAC mappings
REV [1:0] (RO)	AC97 version: read only	= 10	CODEC is AC '97, Revision 2.3 compliant
ID [1:0] (RO)	CODEC configuration: read only	= 00	Primary AC '97
х	Reserved		Default: 0

## EXT'D AUDIO STAT/CTRL (REGISTER 0x2A)

The extended audio status and control register is a read/write register that provides status and control of the extended audio features.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2A	Ext'd Audio Stat/Ctrl	х	х	PRK	PRJ	PRI	SPCV	х	LDAC	SDAC	CDAC	SPSA1	SPSA0	х	SPDIF	DRA	VRA	0x0xx0

Register	Function		
VRA	Enables variabl	le rate audio mode. Enables sample rate registers and SLOTREQ signaling.	
(Variable Rate	VRA	VRA State	Default
Audio)	0	Disabled, sample rate 48 kHz for all ADCs and DACs	Default
	1		
DRA (Double Rate Audio)	conjunction wi PCM front sam DACs (surround determined by rates are forced	es double-rate audio mode in which data from PCM L and PCM R in Output ith PCM L (n + 1) and PCM R (n + 1) data to provide DAC streams at twice the ple rate control register. When using the double rate audio, only the front d, center, and LFE) are automatically powered down. The slot that contains the DRSS[1:0] bits (0x20 D [11:10]). Note that DRA can be used without VR d to 96 kHz if DRA = 1.	ne sample rate designated by the DACs are supported and all other s the additional data is A; in which case the converter
	DRA	DRA State	Default
	0	Disabled, DACs sample at the programmed rate	Default
	1	Enabled, DACs sample at twice (2×) the programmed rate	
SPDIF	SPDIF transmit	ter subsystem enable/disable bit (read/write)	
	high, if the SPD pulled high at p	used to validate that the SPDIF transmitter output is actually enabled. The DIF pin (48) is pulled down at power-up enabling the CODEC transmitter lo power-up, the transmitter logic is disabled and therefore this bit returns a not available. This bit must always be read back, to verify that the SPDIF tra	gic. If the SPDIF pin is floating or low, indicating that the SPDIF
	SPDIF		
	0	Disables the S/PDIF transmitter	Default
	1	Enables the S/PDIF transmitter	
	AC '97 Revision	a 2.2 AMAP compliant default SPDIF slot assignments.	
SPSA [1:0]	SPSA [1:0]	S/PDIF Slot Assignment	
(SPDIF Slot	00	3 and 4	Default
Assignment Bits:	01	7 and 8	
(Read/Write))	10	6 and 9	
	11	10 and 11	
CDAC (RO)	CDAC	CENTER DAC Status	
CENTER DAC	0	CENTER DAC not ready	
	4	CENTER DAC section ready to receive data	
Status (RO))	1	CENTER DAC section ready to receive data	
Status (RO))	0	Surround DAC not ready	

Register	Function		
LDAC (RO)	LDAC	LFE DAC Status	
(LFE DAC	0	LFE DAC not ready	
Status (RO))	1	LFE DAC section ready to receive data	
SPCV (RO) (SPDIF		status of the SPDIF transmitter subsystem, enabling the driver to determine i uration is supported. SPCV is always valid, independent of the SPDIF enable b	
Configuration	SPCV	S/PDIF Configuration Status	
Valid (RO))	0	Invalid SPDIF configuration {SPSA, SPSR, DAC slot rate, DRS}	
	1	Valid SPDIF configuration	
PRI	Actual status	reflected in the CDAC (0x3A D06) bit.	
(Center DAC	PRI	CENTER DAC Power Status	
Power-Down)	0	Power-on CENTER DAC	Default
	1	Power-down CENTER DAC	
PRJ	Actual status	reflected in the SDAC bit.	
(Surround	PRJ	Surround DACs Power Control	
DACs Power- Down)	0	Power-on surround DACs	Default
bown)	1	Power-down surround DACs	
PRK	Actual status	reflected in the LDAC bit.	
(LFE DAC	PRK	LFE DACs Power Control	
Power-Down)	0	Power-on LFE DAC	Default
	1	Power-down LFE DAC	
x	Reserved.		Default: 0

### FRONT DAC PCM RATE (REGISTER 0x2C)

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register may be programmed with the actual sample rate.

To use 96 kHz in AC '97 mode set the double rate audio (DRA) bit (0x2A D01). When using DRA in AC '97, only the front DACs are supported and all other DACs (surround, center, and LFE) are automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2C	Front DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80

Table 49.

Register	Function
R [15:0] (Sample Rate)	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA, then the sample rates are reset to 48k.

## SURROUND DAC PCM RATE (REGISTER 0x2E)

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0, this register is forced to 48 kHz (0xBB80). If VRA is 1, this register may be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the surround DAC is inoperative and automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2E	SURR_1 DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80

#### Table 50.

Register	Function
R [15:0]	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If zero is written to VRA then the
(Sample	sample rates are reset to 48k.
Rate)	

### C/LFE DAC PCM RATE (REGISTER 0x30)

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register may be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the C/LFE DAC is inoperative and automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x30	C/LFE DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	RO	0xBB80

#### Table 51.

Register	Function
R [15:0]	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the
(Sample	sample rates are reset to 48k.
Rate)	

#### ADC PCM RATE (REGISTER 0x32)

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 (zero) this register is forced to 48 kHz (0xBB80). If VRA is 1, this register may be programmed with the actual sample rate.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x32	ADC 0 PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	RO	0xBB80

Table 52.

Register	Function
R [15:0] (Sample Rate)	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the sample rates are reset to 48k.

## C/LFE DAC VOLUME (REGISTER 0x36)

This register controls the CENTER/LFE DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Note that the left/right association of the CENTER and LFE channels can be swapped at the CODEC outputs by setting the CSWP bit in Register 74h. These controls remain unchanged regardless of the state of CSWP.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x36	C/LFE DAC Volume	LFEM	x	x	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	x	x	CNT4	CNT3	CNT2	CNT1	CNT0	0x8888

Table 53.

Register	Function			
CNT [4:0] (Center Volume)	Controls the bit represent		nnel to the output selector section from +12.	0 dB to –34.5 dB. The least significar
	CNTM	CNT [4:0]	Function	Default
	0	0 0000	+12 dB gain	
	0	0 1000	0 dB attenuation	Default
	0	1 1111	–34.5 dB attenuation	
	1	x xxxx	Muted	
CNTM (Center Mute)	Mutes the ce	nter channel.	· ·	Default: muted (0x1)
(Center Mule)				
LFE [4:0] (LFE Volume)	Controls the represents –	-	to the output selector section from +12.0 dB	to –34.5 dB. The least significant bit
LFE [4:0]		-	to the output selector section from +12.0 dB Function	to –34.5 dB. The least significant bit
LFE [4:0]	represents –	1.5 dB.	· · · · · · · · · · · · · · · · · · ·	to –34.5 dB. The least significant bit
LFE [4:0]	represents – <sup>2</sup> LFEM	I.5 dB.	Function	to –34.5 dB. The least significant bit Default
LFE [4:0]	represents – <sup>-</sup> LFEM 0	I.5 dB. LFE[4:0] 0 0000	Function +12 dB gain	
LFE [4:0]	represents – <sup>2</sup> LFEM 0 0	LFE[4:0] 0 0000 0 1000	Function       +12 dB gain       0 dB attenuation	
LFE [4:0]	represents – <sup>2</sup> LFEM 0 0	I.5 dB. LFE[4:0] 0 0000 0 1000 1 1111 x xxxx	Function+12 dB gain0 dB attenuation-34.5 dB attenuation	

## SURROUND DAC VOLUME (REGISTER 0x38)

This register controls the SURROUND DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	Surround DAC Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 54.

Register	Function			
L/RV [4:0] (Left/Right		e left/right channel gains bit represents –1.5 dB.	of this input to the output selector section fro	om +12 dB to -34.5 dB. The least
Volume)	L/RM	L/RV [4:0]	Function	Default
	0	0 0000	+12 dB gain	
	0	0 1000	0 dB	Default
	0	1 1111	-34.5 dB attenuation	
	1	x xxxx	Muted	
L/RM (Left/Right Mute)	Mutes the lo	eft/right channels indepe	Default: muted (0x1)	
x	Reserved.	Default: 0		

## SPDIF CONTROL (REGISTER 0x3A)

Register 0x3A is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or subframe in the V-case). With the exception of V, this register should only be written to when the SPDIF transmitter is disabled (SPDIF bit in Register 0x2A is 0). This ensures that control and status information start up correctly at the beginning of SPDIF transmission.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Defaul
0x3A	SPDIF	V	VCFG	SPSR	x	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	/AUDIO	PRO	20000x
0/10/1	Control	•	Vere	51 51	<sup>^</sup>	-									0011		1110	20000
Table																		
Regist	ter		Function															
PRO	· .		Indicates p	orofessio	onal use	of the a	udio stre	eam.										
(Protes	ssional)		PRO		State											Defau	ılt	
			0		Consun											Defau	lt	
			1		Profess													
/AUDI( (Nonau			Indicates t	hat the		CM or a	nother f	ormat (	(such as	AC3).								
(NOTIAL	uulo)		AUDIO/		State													
			0		Data in											Defau	lt	
CO.D.V			1		Data in													
COPY (Copyr	right)		Allows rec	eivers to		opies of	the dig	ital dat	a.									
соруг	igit()				State											D.(	1.	
			0 1		Copyrig											Defau	IC	
PRE			Disables filter pre-emphasis.       PRE     State       0     Filter pre-emphasis is 50/15 μsec															
	mphasis)																	
(																	l+	
			1		No pre-			0/15 μ	sec							Delau	it.	
CC [6:0	1		r Programm	and acco	•			oracan	nronria	to								
	jory Code)		riogramm		rung to	ILC Star	iuaius, i	Ji as ap	piopila	ie.								
L			Programm	ned acco	rding to	IEC star	ndards, o	or as ap	propria	te.								
(Gener	ration Leve		5		5													
SPSR			Chooses b	etween	48.0 kHz	and 44	.1 kHz S	/PDIF ti	ransmit	ter rate.								
•	Transmit		SPSR		Transm	nit Sam	ple Rate	2										
Sample	e Rate)		0		44.1 kH	z												
		_	1		48.0 kH	Z										Defau	lt	
VCFG	tu Farca Di	•	When asse the validit	erted, thi	is bit for	ces the S	SPDIF st	ream va	alidity fl	ag (bit ·	< 28 > v	vithin e	ach SP[	DIF L/R	subframe	) to be cor	ntrolled	by
(valiuli	ty Force Bi			y bit (DT	5) IN Reg	Jister Ux	3A (SPL	IF CON	roi regi:							Decet	Default	0
			0 0		0						ity Bit S		error de	otoction	nlogic	Defau		
			0		1								ng subf		-	Deidu		
			0		I					invalio		mulcati	ng subi	raine u				
			1		0					Force	d low, ir	ndicatir	ng subfr	ame da	ata is valio	ł		
			1		1								ng subf					
										invalio			-					
V (Validit	ty)			connecti	on durin	g error	or mute	condit								DIF transm validity fla		valid)
			v		State													
			0		Each SP	DIF sub	frame (l	_+R) ha	s bit <2	8> set t	o 1					Defau	lt	
					This tag	s both s	samples	as inva	alid									
			1		Each SP	DIF sub	frame (l	_+R) ha	s bit <2	8> set t	o 0 for v	valid da	ta and	1 for inv	valid data	error con	dition)	
х			Reserved.													Defau	lt: 0	

## EQ CONTROL REGISTER (REGISTER 0x60)

Register 0x60 is a read/write register that controls equalizer function and data setup. The register also contains the Biquad and coefficient address pointer, which is used in conjunction with the EQ data register (0x78) to setup the equalizer coefficients. The reset default disables the equalizer function until the coefficients can be properly set up by the software and sets the symmetry bit to allow equal coefficients for left and right channels.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x60	EQ	EQM	х	х	х	х	х	х	х	SYM	CHS	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080
	Control																	

#### Table 56. Biquad and Coefficient Address Pointer

	1					
BCA [5,0]	Biquad 0	Coef a0	BCA [5,0] = 011011	Biquad 3	Coef a2	BCA [5,0] = 101000
	Biquad 0	Coef a1	BCA [5,0] = 011010	Biquad 3	Coef b1	BCA [5,0] = 101100
	Biquad 0	Coef a2	BCA [5,0] = 011001	Biquad 3	Coef b2	BCA [5,0] = 101011
	Biquad 0	Coef b1	BCA [5,0] = 011101	Biquad 4	Coef a0	BCA [5,0] = 101111
	Biquad 0	Coef b2	BCA [5,0] = 011100	Biquad 4	Coef a1	BCA [5,0] = 101110
				Biquad 4	Coef a2	BCA [5,0] = 101101
	Biquad 1	Coef a0	BCA [5,0] = 100000	Biquad 4	Coef b1	BCA [5,0] = 110001
	Biquad 1	Coef a1	BCA [5,0] = 011111	Biquad 4	Coef b2	BCA [5,0] = 110000
	Biquad 1	Coef a2	BCA [5,0] = 011110			
	Biquad 1	Coef b1	BCA [5,0] = 100010	Biquad 5	Coef a0	BCA [5,0] = 110100
	Biquad 1	Coef b2	BCA [5,0] = 100001	Biquad 5	Coef a1	BCA [5,0] = 110011
				Biquad 5	Coef a2	BCA [5,0] = 110010
	Biquad 2	Coef a0	BCA [5,0] = 100101	Biquad 5	Coef b1	BCA [5,0] = 110110
	Biquad 2	Coef a1	BCA [5,0] = 100100	Biquad 5	Coef b2	BCA [5,0] = 110101
	Biquad 2	Coef a2	BCA [5,0] = 100011			
	Biquad 2	Coef b1	BCA [5,0] = 100111	Biquad 6	Coef a0	BCA [5,0] = 111001
	Biquad 2	Coef b2	BCA [5,0] = 100110	Biquad 6	Coef a1	BCA [5,0] = 111000
				Biquad 6	Coef a2	BCA [5,0] = 110111
	Biquad 3	Coef a0	BCA [5,0] = 101010	Biquad 6	Coef b1	BCA [5,0] = 111011
	Biquad 3	Coef a1	BCA [5,0] = 101001	Biquad 6	Coef b2	BCA [5,0] = 111010
	Biquad 3	Coet a1	BCA [5,0] = 101001	 Biquad 6	Coet b2	BCA [5,0] = 111010

#### Table 57.

Register	Function		
CHS	Swaps the blo	cks that are used for symmetry coefficients. Only valid when the	SYM bit is set.
(Channel	СНЅ	Function	Default
Select)	0	Selects left channel coefficients data block	Default
	1	Selects right channel coefficients data block	
SYM	When set to 1	this bit indicates that the left and right channel coefficients are	equal.
(Symmetry)		the coefficients setup sequence since only the left channel coeff coefficients are simultaneously copied into memory.	icients need to be addressed and setup. The
	SYM	Function	
	0	Left and right channels can use different coefficients	
	1	Indicates that the left and right channel coefficients are equ	al Default
EQM (Equalizer		, this bit disables the equalizer function (allows all data pass-thro equalizer function until the biquad coefficients can be properly s	
Mute)	EQM	Function	
	0	EQ is enabled.	
	1	EQ is disabled. Data will pass-thru without change.	Default
х	Reserved.		Default: 0

## EQ DATA REGISTER (REGISTER 0x62)

This read/write register is used to transfer EQ biquad coefficients into memory. The register data is transferred to, or retrieved from the address pointed by the BCA bits in the EQ CNTRL register (0x60). Data will only be written to memory, if the EQM bit (Register 0x60 bit 15) is asserted.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x62	EQ	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0xxxxx
	Data																	1

Table 58.	
Register	Function
CFD [15:0]	The biquad coefficients are fixed point format values with 16 bits of resolution. The CFD15 bit is the MSB and the CFD0 bit is
(Coefficient	the LSB.
Data)	

### **MISC CONTROL BITS 2 (REGISTER 0x70)**

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x70	Misc Control Bits 2	х	x	х	MVREF 2	MVREF 1	MVREF 0	x	х	MMDIS	х	JSMAP	CVREF 2	CVREF 1	CVREF 0	х	х	0x0000
Tabl	e 59.																	
Regi	ster		Fund	tion														
	:F [2:0] :E VREF_OUT rol)		Sets the voltage/state of the C/LFE VREF_OUT signal. VREF_OUT is used to power microphone style devices plugged into the connected jack circuitry. The VREF_OUT pin must be connected to both the left and right channels through external resistors to function properly. Selections other than those defined are invalid and should not be programmed.															
							AVDD		C/LF	3.3 V						Defa		
			CVREF [2:0]				Z			<b>3.3 V</b> Hi-Z	AVDD					Defa		
			000				25 V			2.25 V	,					Dela	μι	
			010			0V				0V								
			100				'0 V			2.25 V	,							
	JSMAP (Jack Sense Mapping)		The AD1986 supports two different methods of mapping the JACK_SENSE_A/B resistor tree to bits JS [7:0]. Use these bits to change from the default mapping to the alternate method.															
			JSM	AP		Fu	Function											
			0				fault Jack									Defa	ult	
			1 Alternate Jack Sense mapping															
MMD (Mon	DIS Io Mute Disal	ble)	Disables the automatic muting of the MONO_OUT pin by jack sense events (see advanced jack sense bits JS [3:0] (0x76 D [05:04], 0x72 D [05:04]).															
			MMDIS Function															
			0	Automute can occur									Default					
			1				tomute c											
	ef [2:0] Vref_out)		Sets the voltage/state of the microphone VREF_OUT signal. VREF_OUT is used to power microphone style devices plugged into the connected jack circuitry. The VREF_OUT pin must be connected to both the left and right channels through external resistors to function properly. Selections other than those defined are invalid and should not be programmed.															
			MIC_1/2 VREF_OUT Setting															
			MV <sub>REF</sub> [2:0] 5.0 AV <sub>DD</sub> 3.3 V AV <sub>DD</sub>															
			000			Hi-	Z			Hi-Z						Defa	ult	
			001			2.2	5 V			2.25 V	/							
			010			0 V	/			0 V								
			100			3.7	'0 V			2.25 V	'							
			-	rved.												Defa		

## JACK SENSE (REGISTER 0x72)

All register bits are read/write except for JS0ST and JS1ST, which are read only. **Important:** Please refer to Table 72 to understand how JACK\_SENSE\_A and JACK\_SENSE\_B codec pins translate to JS1and JS0.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x72	Jack	JS1	JS1	JS0	JSMT	JSMT	JSMT	JS1	JS0	х	х	JS1	JS0	JS1	JS0	JS1	JS0	0x0000
	Sense	SPRD	DMX	DMX	2	1	0	EQB	EQB			MD	MD	ST	ST	INT	INT	
Table																		
Regis		Functio																
JSOINT (JSO Interru Status	upt	<ul> <li>Indicates JSO has generated an interrupt. Remains set until the software services JSO interrupt; i.e., JSO ISR should clear this bit by writing a 0 to it.</li> <li>1. Interrupts are generated by valid state changes of JS pins.</li> <li>2. Interrupt to the system is actually an OR combination of this bit and JS3 JSO INT.</li> <li>3. The interrupt implementation path is selected by the INTS bit (Register 0x74).</li> <li>4. It is also possible to generate a software system interrupt by writing a 1 to this bit.</li> </ul>												ear this				
		JSOINT			Read											W	rite	
	Ē	0			JS0 did r	not gene	erate inte	errupt								No	opera	ntion
		1			JS0 gene	erated in	terrupt									Cl	ears JS	0INT bit
JS1IN (JS1	Γ	Indicate: bit by w										vices JS	51 inter	rupt; i.	e., JS1	ISR sh	ould cl	ear this
Interru		JS1INT			Read											W	rite	
Status	)	0			JS1 did r	not gene	erate inte	errupt								No	opera	tion
		1			JS1 gene	erated in	terrupt									Cl	ears JS	1INT
JSOST (RO) (JSO State (RO))		On MIC j	jack sens	ways reports the logic state of JS0. .ck sensing: depending on the applications circuit, the logic state for jack sense pins can be the c .cs. Software needs to be aware of this is interpreting the JS event as a plug in our out event.									ne opp	osite o	of that on			
		1000						· · ·	5							-	<b>6</b> 14	
	-	JSOST			Functio				5							De	efault	
		0			Functio JS0 is lov	w (0)										De	efault	
JS1ST (JS1 St			always re	eports th	Functio JSO is lov JSO is hig ne logic s	w (0) gh (1) state of J		-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
(JS1 St	ate	0 1 This bit a	always re	eports th	Functio JSO is lov JSO is hig ne logic s	w (0) gh (1) state of J other jac		-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
(JS1 St	ate	0 1 This bit a pins can	always re	eports th	Functio JSO is lov JSO is high ne logic s to the c	w (0) gh (1) state of J other jac <b>n</b>		-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
	ate	0 1 This bit a pins can <b>JS1ST</b>	always re	eports th opposite	Functio JSO is low JSO is high the logic s to the c Functio	w (0) gh (1) state of J other jac <b>n</b> w (0)		-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
(JS1 St	ate only))	0 1 This bit a pins can <b>JS1ST</b>	always re be the c	eports th opposite	Functio JSO is low JSO is high the logic s to the c Functio JS1 is low JS1 is high	w (0) gh (1) state of J other jac <b>n</b> w (0) h (1)	ks.	-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
(JS1 St (read o	ate only))	0 1 This bit a pins can <b>JS1ST</b> 0 1	always re be the c	eports th opposite he opera	Functio JSO is low JSO is high the logic s to the c Functio JS1 is low JS1 is high	w (0) gh (1) state of J other jac <b>n</b> w (0) h (1) de for JS	ks.	-			ing or	n the a	pplicat	ions ci	rcuit, t			for JS
(JS1 St (read of JS0ME	ate only)) )	0 1 This bit a pins can <b>JS1ST</b> 0 1 This bit s	always re be the c	eports th ppposite	Functio JSO is low JSO is high the logic size to the co Functio JS1 is low JS is high ation mo	w (0) gh (1) state of J other jac <b>n</b> w (0) h (1) de for JS <b>n</b>	ks.	jack ser	nsing: d	epend			pplicat	ions ci	rcuit, t	he logi		for JS
(JS1 St (read of JS0ME	ate only)) )	0 1 This bit a pins can <b>JS1ST</b> 0 1 This bit s <b>JSOMD</b>	always re be the c	eports th ppposite he opera	Functio JSO is low JSO is high the logics to the c Functio JS1 is low JS1 is high ation mo Functio	w (0) gh (1) state of J sther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode	ks. 50. 2JSOIN	jack ser	be poll	epend ed by	softwa	are			rcuit, t	he logi	c state	for JS
(JS1 St (read of JS0ME (JS0 N JS1ME	ate only)) O IODE)	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0	always ro be the o selects tl	eports th opposite he opera	Functio JSO is low JSO is high the logic so to the co Functio JS1 is low JS is high ation mo Functio Jack sen Interrup	w (0) gh (1) state of J sther jac n w (0) h (1) de for JS n se mode t mode-	ks. 50. 2JSOIN CODEC	jack ser	be poll	epend ed by	softwa	are			rcuit, t	he logi	c state	for JS
(JS1 St (read of JS0ME (JS0 N	ate only)) O IODE)	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1	always ro be the o selects tl	eports th opposite he opera	Functio JSO is low JSO is high the logic so to the co Functio JS1 is low JS is high ation mo Functio Jack sen Interrup	w (0) gh (1) ttate of J tther jac <b>n</b> w (0) h (1) de for JS <b>n</b> t mode- de for JS	ks. 50. 2JSOIN CODEC	jack ser	be poll	epend ed by	softwa	are			rcuit, t	he logi	c state	for JS
(JS1 St (read of JS0ME (JS0 N JS1ME	ate only)) O IODE)	0 1 This bit a pins can JS1ST 0 1 This bit s JSOMD 0 1 This bit s	always ro be the o selects th	eports th opposite he opera	Functio JSO is low JSO is high the logic so to the co Functio JS1 is low JS1 is high thion mo Functio Jack sen Interrup ation mo	w (0) gh (1) tate of J ther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode t mode– de for JS <b>n</b>	50. 2	jack ser IT must C will ge	be poll	epend ed by an inte	softwa	are on JS(			rcuit, t	he logi De	c state	for JS
(JS1 St (read of JS0ME (JS0 N JS1ME	ate only)) O IODE)	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD	always ro be the o selects th	eports th ppposite he opera	Functio JSO is low JSO is high the logic so to the co Functio JS1 is low JS1 is low JS1 is high ation mo Functio Jack sen Interrup ation mo Functio	w (0) gh (1) tate of J ther jac <b>n</b> w (0) h (1) de for JS <b>n</b> de for JS <b>n</b> se mode t mode- de for JS	ks. 50. 	jack ser IT must C will ge	be poll be poll	epend ed by an inte ed by	softwa	are : on JSC	) event		rcuit, t	he logi De	c state	for JS
(JS1 St (read of JS0ME (JS0 N JS1ME	iate only)) O IODE) O IODE)	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD 0	always ro be the o selects the selects the	eports th opposite he opera he opera	Functio JSO is low JSO is high the logic se to the co Functio JS1 is low JS1 is low JS1 is high ation mo Functio Jack sen Interrup Jack sen Interrup	w (0) gh (1) state of J sther jac n w (0) h (1) de for JS n se mode t mode- se mode t mode-	ks. 50. 2	jack ser IT must IT must IT must IT must	be poll enerate	epend ed by an inte ed by an inte	softwa errupt softwa	are c on JSC are c on JS1	) event			he logi De	c state	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS0 E0	ate only)) O IODE) O IODE) B Q	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD 0 1 S1MD 0 1	always ro be the o selects the selects the selects the selects the	eports th opposite he opera he opera	Functio JSO is low JSO is high the logic se to the co Functio JS1 is low JS1 is low JS1 is high ation mo Functio Jack sen Interrup Jack sen Interrup	w (0) gh (1) tate of J ther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode t mode- se mode t mode- e EQ byp	ks. 50. 2	jack ser IT must IT must IT must IT must	be poll enerate	epend ed by an inte ed by an inte	softwa errupt softwa	are c on JSC are c on JS1	) event			he logi De	c state	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS0 E0 Bypas	ate only)) O IODE) O IODE) B Q s	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD 0 1 This bit s	always ro be the o selects the selects the selects the selects the	eports th opposite he opera he opera	Functio JS0 is low JS0 is high the logic so to the co Functio JS1 is low JS1 is low JS1 is high attion mo Functio Jack sen Interrup Jack sen Interrup ontrol th	w (0) gh (1) tate of J ther jac n w (0) h (1) de for JS n se mode t mode- de for JS n se mode t mode- e EQ byp n	50. 	jack ser IT must IT must IT must IT must	be poll enerate	epend ed by an inte ed by an inte	softwa errupt softwa	are c on JSC are c on JS1	) event			he logi De De	c state	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS0 E0	ate only)) O IODE) O IODE) B Q s	0 1 This bit a pins can JS1ST 0 1 This bit s JSOMD 0 1 This bit s JS1MD 0 1 This bit s JS1MD 0 1 This bit s JS1MD 0 1 JS1MD 0 JS1MD JS1MD 0 JS1MD	always ro be the o selects the selects the selects the selects the	eports th opposite he opera he opera	Functio JS0 is low JS0 is high the logic so to the co Functio JS1 is low JS1 is low JS1 is high thion mo Functio Jack sen Interrup thion mo Functio Jack sen Interrup ontrol the Functio	w (0) gh (1) ttate of J tther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode t mode- de for JS <b>n</b> se mode t mode- <b>n</b> s not affe	ks. 50. 	jack ser IT must IT must IT must C will ge en this	be poll enerate bit is se	ed by an inte ed by an inte t to 1,	softwa errupt softwa	are c on JSC are c on JS1	) event			he logi De De	c state efault efault ed.	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS0 E0 Bypas Enable	ate only)) O IODE) B Q s s 2)	0 1 This bit a pins can JS1ST 0 1 This bit s JSOMD 0 1 This bit s JS1MD 0 1 This bit s JS1MD 0 1 This bit s JS1MD 0 1 JS1MD 0 JS1MD JS1MD 0 JS1MD	always ro be the o selects the selects the selects the selects the	eports th ppposite he opera he opera	Functio JSO is low JSO is high the logic set to the co Functio JSI is low JS is high ation mo Functio Jack sen Interrup ontrol the Functio JSO does JSO does JSO = 1 w	w (0) gh (1) tate of J ther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode t mode- de for JS <b>n</b> se mode t mode- e EQ byp <b>n</b> s not affe vill cause	io. 	jack ser T must Will ge IT must Will ge en this to be b	be poll enerate bit is se	ed by an into an into t to 1, d	softwa errupt softwa errupt JS0 =	are con JSC are con JS1 1 will c	) event	ne EQ 1	to be b	be logi	c state efault ed. efault	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS1 EQ (JS1 EQ (JS1 EQ (JS1 EQ	ate only)) O IODE) B Q s s e) B Q	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD 0 1 This bit s JS1MD 0 1 This bit e JS0EQB 0 1	always ro be the o selects the selects the enables a enables a	eports th opposite he opera be opera	Functio JSO is low JSO is high the logic set to the co Functio JSI is low JS is high ation mo Functio Jack sen Interrup ontrol the Functio JSO does JSO does JSO = 1 w	w (0) gh (1) state of J ther jac <b>n</b> w (0) h (1) de for JS <b>n</b> se mode t mode- de for JS <b>n</b> se mode t mode- e EQ byp <b>n</b> s not affe vill cause e EQ byp	io. 	jack ser T must Will ge IT must Will ge en this to be b	be poll enerate bit is se	ed by an into an into t to 1, d	softwa errupt softwa errupt JS0 =	are con JSC are con JS1 1 will c	) event	ne EQ 1	to be b	be logi	c state efault ed. efault	for JS
(JS1 Si (read of JS0ME (JS0 N JS1ME (JS1 N JS0EQ (JS0 E0 Bypas Enable JS1EQ	ate only)) O IODE) B Q s s 2) B Q s s 2) B Q s	0 1 This bit a pins can JS1ST 0 1 This bit s JS0MD 0 1 This bit s JS1MD 0 1 This bit a JS0EQB 0 1 This bit a	always ro be the o selects the selects the enables a enables a	eports th opposite he opera be opera	Functio JS0 is low JS0 is high the logic sise to the control Functio JS1 is low JS1 is low Functio JACk sen Interrup	w (0) gh (1) tate of J ther jac n w (0) h (1) de for JS n se mode t mode- de for JS n se mode t mode- ge EQ byp n n s not affe vill caus	ks. 50. CODEC 51. CODEC 51. CODEC 51. CODEC 53. Wh ect EQ e the EQ pass. Wh	jack ser T must Will ge IT must Will ge en this to be b	be poll enerate bit is se	ed by an into an into t to 1, d	softwa errupt softwa errupt JS0 =	are con JSC are con JS1 1 will c	) event	ne EQ 1	to be b	he logi De De ypasse	c state efault ed. efault	for JS

Register	Function								
JSMT [2,0] (JS Mute Enable selector)									
JS0DMX (JS0 Down- Mix Control Enable)	audio. The mix car down-mix convers	0 to control the down-mix function. This function allows a digital mix of 6- n then be routed to the stereo LINE_OUT or HP_OUT jacks. When this bit is sion. See DMIX description in Register 0x76. The DMIX bits select the down function to be activated.	set to 1, $JSO = 1$ will activate the						
	JSODMX	Function							
	0	JS0 does not affect down mix							
	1	JS0 = 1 activates the 6- to 2-channel down mix							
JS1DMX (JS1 Down-	This bit enables JS1 to control the down-mix function (see the JS0DMx description above). When this bit is set to 1, JS1 = 1 will activate the down-mix conversion.								
Mix Control	JS1DMX	Function							
Enable)	0	JS1 does not affect down-mix	Default						
	1	JS1 = 1 activates the 6- to 2-channel down-mix							
JSSPRD (JS Spread control	can also force the	e 2-channel to 6-channel audio spread function when JSs are active (Logic Spread function without being gated by the jack senses. Please see this bit standing of the Spread function.							
enable)	JSSPRD	Function							
	0	JS1 does not affect spread	Default						
	1	J10 = 1 activates spread							
х	Reserved.		Default: 0						

### Table 61. Jack Sense Mute Selections (JSMT)

		1				НР	LINE	C/LFE	SURR	MONO	
REF	JS1	JSO	JSMT2	JSMT1	JSMTO	OUT	OUT	OUT	OUT	OUT	NOTES
0	OUT (0)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	JS0 and JS1 ignored
1	OUT (0)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
2	IN (1)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
3	IN (1)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
4	OUT (0)	OUT (0)	0	0	1	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 no mute action
5	OUT (0)	IN (1)	0	0	1	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables LINE_OUT + SURR_OUT + C/LFE
6	IN (1)	OUT (0)	0	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
7	IN (1)	IN (1)	0	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	STANDARD 6 CHAN CONFIG
8	OUT (0)	OUT (0)	0	1	0	FMUTE	ACTIVE	FMUTE	FMUTE	ACTIVE	JS0 no mute action, SWAPPED HP_OUT and LINE_OUT
9	OUT (0)	IN (1)	0	1	0	FMUTE	ACTIVE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables HP_OUT + SURR_OUT + C/LFE
10	IN (1)	OUT (0)	0	1	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
11	IN (1)	IN (1)	0	1	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	STANDARD 6 CHAN CONFIG no swap
12	OUT (0)	OUT (0)	0	1	1	**	**	**	**	**	**RESERVED
13	OUT (0)	IN (1)	0	1	1	**	**	**	**	**	
14	IN (1)	OUT (0)	0	1	1	**	**	**	**	**	
15	IN (1)	IN (1)	0	1	1	**	**	**	**	**	
16	OUT (0)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 = 0 and JS1 = 0 enables MONO
17	OUT (0)	IN (1)	1	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	JS1 = 1 enabled FRONT only
18	IN (1)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	FMUTE	JS0 = 1 and JS1 = 0 enables all rear
19	IN (1)	IN (1)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	FMUTE	6 CHAN CONFIG with front jack wrap back
						HP	LINE	C/LFE	SURR	MONO	
-----	---------	---------	-------	-------	-------	--------	--------	--------	--------	--------	--
REF	JS1	JS0	JSMT2	JSMT1	JSMT0	OUT	OUT	OUT	OUT	OUT	NOTES
20	OUT (0)	OUT (0)	1	0	1	FMUTE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 no mute action
21	OUT (0)	IN (1)	1	0	1	FMUTE	FMUTE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables all rear.
22	IN (1)	OUT (0)	1	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
23	IN (1)	IN (1)	1	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	STANDARD 6 CHAN CONFIG swapped HP_OUT and LINE_OUT
24	OUT (0)	OUT (0)	1	1	0	**	**	**	**	**	**RESERVED
25	OUT (0)	IN (1)	1	1	0	**	**	**	**	**	
26	IN (1)	OUT (0)	1	1	0	**	**	**	**	**	
27	IN (1)	IN (1)	1	1	0	**	**	**	**	**	
28	OUT (0)	OUT (0)	1	1	1	**	**	**	**	**	**RESERVED
29	OUT (0)	IN (1)	1	1	1	**	**	**	**	**	
30	IN (1)	OUT (0)	1	1	1	**	**	**	**	**	
31	IN (1)	IN (1)	1	1	1	**	**	**	**	**	

**FMUTE** = Output is forced to mute independent of the respective volume register setting.

**ACTIVE** = Output is not muted and its status is dependent on the respective volume register setting.

**OUT** = Nothing is plugged into the jack and therefore the JS status is 0 (via the load resistor pull-down action).

**IN** = Jack has plug inserted and therefore the JS status is 1 (via the CODEC JS pin internal pull-up).

#### SERIAL CONFIGURATION (REGISTER 0x74)

When Register 0x00 is written (soft reset) the SLOT 16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK bits do not reset. All bits are reset on a hardware reset or power-on reset.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x74	Serial Configuration	SLOT 16	REGM2	REGM1	REGM0	REGM3	OMS2	OMS1	OM0	SPOVR	LBKS1	LBKS0	INTS	CSWP	SPAL	SPDZ	SP LNK	0x1001
Tabl	J	10															LINK	L

Register	Function			Default		
SPLNK (S/PDIF		e S/PDIF to link with the front DACs for data ta rate as they both generate data requests				
LINK)	SPLNK	Function				
	0	S/PDIF and front DACs are not lir	nked			
	1	S/PDIF and front DACs are linked	1	Default		
SPDZ (S/PDIF	Sets data fill mode set to the same rat	for S/PDIF transmitter FIFO under-runs. Wh e.	en this bit is set to ON (1) th	e S/PDIF and ADC rates should be		
DACZ)	SPDZ	On Under-Runs				
	0	Repeat last sample out the S/PD	IF stream	Default		
	1	Forces midscale sample out the	S/PDIF stream			
SPAL	SPAL	S/PDIF Transmitter Source				
(S/PDIF	0	Connected to the AC-LINK strear	n	Default		
ADC Loop Around)	1	Connected to the digital ADC str	eam			
(CSWP CENTER/LFE Swap)	Setting this bit will	/LFE channels. Some systems have a swapp swap these channels internal to the CODE addresses and bit assignments.				
	CSWP	CENTER Pin	LFE Pin			
	0	CENTER channel	LFE channel	Default		
	1	LFE channel	CENTER channel			
INTS (Interrupt	This bit selects the a path of the generate	udio interrupt implementation path. Note ed interrupt.	that this bit does not genera	ate an interrupt, rather it steers the		
Mode						
Select)		Interrupt Mode   Bit 0 SLOT 12 (modem interrupt) Default				

Register	Function		Default
	1	Slot 6 valid bit (MIC ADC interrupt)	
LBKS [1:0]	These bits select the	internal digital loop-back path when LPBK bit is active (see Regi	ster 0x20).
Loop-Back	LBKS [1:0]	Interrupt Mode	
Selection	00	Loop back through the front DACs	Default
	01	Loop back through the SURROUND DACs	
	10	Loop back through the center and LFE DACs (center DAC loops back from the ADC left channel, the LFE DAC from the ADC right channel)	
	11	Reserved	
SPOVR	Use this bit to enable	S/PDIF operation even if the external S/PDIF detection resistor	is not installed.
(S/PDIF	SPOVR	S/PDIF Detection	
Enable Override)	0	External resistor determines the presence of S/PDIF	Default
	1	Enable S/PDIF operation	
OMS [2:0] Optional		the microphone gain noost amplifiers. These bits work in conju IMIX (0x7A D08) bits.	ction with the 2CMIC (0x76 D06),
Microphone	OMS [2:0]	Left Channel	
Selector	000	MIC pins	Default
	001	LINE_IN pins	
	01x	C/LFE pins	
	100	Mix of MIC and C/LFE pins	
	101	Mix of MIC and LINE_IN pins	
	110	Mix of LINE_IN and C/LFE pins	
	111	Mix of MIC, LINE_IN and C/LFE pins	
REGM [3:0]		vhich CODEC is being accessed in a chained CODEC configuratio	n.
	REGM0—Master COI	-	Default
	REGM1—Slave 1 CO	-	
	REGM2—Slave 2 COI		
	REGM3—Slave 3 CO		
SLOT 16	Enable 16-bit slot mo DSP serial port interf	ode: SLOT16 makes all AC link slots 16 bits in length, formatted ir acing.	nto 16 slots. This is a preferred mode fo
	SLOT 16	Function	
	0	Standard AC '97 operation	Default
	1	All ac link S slots are 16 bits	
х	Reserved		Default: 0

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
76h	Misc Control Bits 1	DACZ	AC97NC	MSPLT	SODIS	CLDIS	х	DMIX1	DMIX0	SPRD	2CMIC	SOSEL	SRU	LISEL1	LISELO	MBG1	MBG0	6010

Register	Function		
MBG [1:0] (MIC Boost Gain Select Register)	These two bits a and MIC_2 prea	llow changing both MIC preamp gain blocks from the nominal 20 d mps will be set to the same selected gain. This gain setting only take me register (0x0E) is set to 1, otherwise the MIC boost blocks have a	es affect while bit D6 (M20)
	MGB [1:0]	Microphone Boost Gain	Default
	00	20 dB	Default
	01	10 dB	
	10	30 dB	
	11	Reserved	
LISEL [1:0]	Selects the sour	ce of the internal LINE_IN signals.	
(LINE_IN Selector)	LISEL [1:0]	LINE_IN Selection	
	00	LINE_IN pins	Default
	01	SURROUND pins—Places SURROUND outputs in Hi-Z state	
	1x	MIC_1/2 pins	
SRU		sample rate locking.	
(Sample Rate Unlock)	SRU	Surround State	
	0	All DAC sample rates are locked to the front sample rate	
	1	Front, surround and LFE sample rates can be set independent	lv Default
SOSEL	Selects either th	e surround DAC or analog mixer as the source driving the SURROUN	
(Surround Amplifier	SOSEL	Surround Source	
nput Selection)	0	Surround DACs	Default
	1	Analog Mixer	Dendant
2CMIC	Used in conjunc	tion with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x	(7A D02) bits to set the
(2-Channel MIC Select)		ection. This bit enables simultaneous recording from MIC_1 and MIC	
	microphone arra	ay. If the MMIX (0x7A D02) bit is set this bit is ignored.	
	2CMIC	2 Channel MIC State	
	0	Both outputs are driven by the left channel of the selector	Default
	1	Stereo operation, the left and right channels are driven	
		separately	
SPRD		spreading of 2-channel media to all 6-output channels. This function	
(Spread Enable)		by using the output selector controls lines for the center/LFE, surrou ck sense pins can also be setup to control (gate) this function depen	
		The SPRD bit operates independently and does not affect the LOSEL	
	SPRD	Spread State	
	0	No spreading occurs unless activated by jack sense	Default
	1	The SPDR selector drives the center and LFE outputs from the	
		MONO_OUT	
CLDIS	Controls the Hi-2	Z state of the SURROUND_L/R output pins. Pins are placed into a Hi-	Z mode by software contro
(C/LFE Output Enable)		e selected as inputs to the MIC_1/2 selector (see the OMS [2:0] bits 7	
	CLDIS	C/LFE Output State	
	0	Outputs enabled	Default
	1	Outputs tristated	

Register	Function		
DMIX [1:0] (DOWN MIX Mode Select)	the full content of 5.1 or o	ixing of the center, LFE and/or surround channels into the m quad media to be played through stereo headphones or spe rol (gate) this function depending on the JS0DMx and JS1DM	akers. The jack sense pins
	DMIX [1:0]	Down-Mix State	
	0x	No down-mix unless activated by jack sense	Default
	10	Selects 6-to-4 down-mix. The center and LFE channels are summed equally into the Mixer L/R channels	
	11	Selects 6-to-2 down-mix. In addition to the center and LFE channels, the SURROUND channels are summed into the mixer L/R channels	
SODIS (Surround Output		the SURROUND output pins. Pins are placed into a Hi-Z moo s inputs to the LINE_IN selector (see the LISEL [1:0] bits 0x76	
Enable)	CLDIS	SURROUND_OUT State	
	0	Outputs enabled	Default
	1	Outputs tri-stated (Hi-Z)	
MSPLT (RO) (Mute Split)	Separates the left and rig that mute split is always (	ht mutes on all volume registers. This bit is read-only 1 (one) enabled.	on the AD1986 indicating
AC '97NC (RO) (AC '97 No Compatibility Mode)	Changes addressing to A indicating that ADI addre	DI model (vs. true AC '97 definition). This bit is read-only 1 (o essing is always enabled.	ne) on the AD1986
DACZ	Determines DAC data fill	under starved condition.	
(DAC Zero-Fill)	DACZ	DAC Fill State	
	0	DAC data is repeated when DACs are starved for data	Default
	1	DAC data is zero-filled when DACs are starved for data	
х	Reserved.		Default: 0

## ADVANCED JACK SENSE (REGISTER 0x78)

All register bits are read/write except for JSxST bits, which are read-only. **Important:** Please refer to Table 72 to understand how JACK\_SENSE\_A and JACK\_SENSE\_B codec pins translate to JS7...JS2.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x78	Advanced	JS7	JS7	JS6	JS6	JS5	JS5	JS4	JS4	JS4-	х	JS3	JS2	JS3	JS2	JS3	JS2	0xxxxx
	Jack Sense	ST	INT	ST	INT	ST	INT	ST	INT	7H		MD	MD	ST	ST	INT	INT	

Table 64.				
Register	Function			
JS [7:2] INT	this bit by writ 1. Interrupts a 2. Interrupt to 3. Interrupt im	5	on of this bit and JS7 JS0 INT. ITS bit (Register 0x74).	JSx ISR should clea
	JS [7:4] INT	Read	Write	Default
	0	JSx logic is not interrupting	Clears JSx interrupt	Default
	1	Sx logic interrupted	Generates a software interrupt	
JS [7:4] ST (RO)	This bit always	reports the logic state of JS7 thru 4 dete	ection logic.	
	JS [7:4] ST	Jack State		
	0	No jack present		
	1	Jack detected		
JS [3:2] MD	This bit selects	the operation mode for JS2 and JS3.		
	JS [3:2] MD	Interrupt Mode		
	0	Jack Sense Mode—jack sense state re	equires software polling	Default
	1	Interrupt Mode—jack sense evetns v	vill generate interrupts	

Register	Function		
JS4–7H Interrupt		the audio interrupt implementation path (for JS4 to 7). This bit does <u>not</u> gene of the generated interrupt.	erate an interrupt, rather it
Mode Select	JS4 to 7H	Interrupt Mode—JS4 to 7	
	0	Bit 0 SLOT 12 (modem interrupt)	Default
	1	Slot 6 valid bit (MIC ADC interrupt)	
х	Reserved		Default: 0

## MISC CONTROL BITS 3 (REGISTER 0x7A)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7A	Misc Control Bits 3	JSINVB	HPSEL1	HPSEL0	LOSEL	JSINVA	LVREF 2	LVREF1	LVREF 0	х	х	х	LOHPEN	GPO	MMIX	х	х	0x0000

Table 65.								
Register	Function							
MMIX		DMS [2:0] (0x74 D10:08), MS (0x20 D08 he MMIX bit is set, the 2CMIC and MS	8), and 2CMIC (0x76 D06) bits to mix the microphone bits are ignored.					
	мміх	Function	Default					
	0	Microphone channels	are not mixed Default					
	1	The left/right channel	s from the microphone selector are mixed					
		Sets the state of the G	PO pin					
GPO	GPO	Function						
	0	GPO pin is at logic low	v (DV <sub>ss</sub> ) Default					
	1	GPO pin is at logic hig	h (DV <sub>DD</sub> )					
LOHPEN	Enables the headphone drive the PR6 bit (0x26 D14)).	on the LINE_OUT pins. Disabling the h	leadphone drive is the same as powering it down (see					
	LOHPEN	Function						
	0	LINE_OUT headphone	e drive is disabled Default					
	1	LINE_OUT headphone	e drive is enabled					
LVREF [2:0] (Line In VREF_OUT)	the connected jack circuitry. T	he VREF_OUT pin must be connected	used to power microphone style devices plugged in to both the left and right channels through external re invalid and should not be programmed.					
			LINE_IN VREF_OUT Setting					
	LVREF [2:0]	5.0 AV <sub>DD</sub>	3.3 V AV <sub>DD</sub>					
	000	Hi-Z	Hi-Z Default					
	001	2.25 V	2.25 V					
	010	0V	0 V					
	100	3.70 V	2.25 V					
LOSEL (LINE_OUT Amplifiers	to allow swapping of the front		I nixer or the surround DACs. The main purpose for this r use of the SURR/HP_OUT output amplifiers. This bit					
Input Select)	LOSEL	LINE_OUT Select						
	0	LINE_OUT amplifiers a analog mixer outputs						
	1	LINE_OUT amplifiers a surround DAC	are driven by the					
JSINVA	SENSE_A: Select the style of sv	vitches used on the audio jacks conne	cted to Sense A.					
Jack Sense Invert	JSINVA	Jack Sense Invert—S						
	0	SENSE_A configured f open (NO) switches	or normally- Default					
	1	SENSE_A configured for normally-closed (NC) switches						

Register	Function		
HPSEL [1:0]	This bit allows the headphone power amp	s to be driven from the surround DACs, C/LFE D	ACs, or from the mixer outputs.
(Headphone	HPSEL [1:0]	HP_OUT Selection	
Amplifier Input Select)	00	Outputs are driven by the mixer outputs	Default
	01	Outputs are driven by the surround DACs	
	1x	Outputs are driven by the C/LFE DACs	
JSINVB	SENSE_B: Select the style of switches used	on the audio jacks connected to Sense B.	
(Jack Sense	JSINVB	Jack Sense Invert—SENSE_B	
Invert)	0	JACK_SENSE_B configured for normally- open (NO) switches	Default
	1	JACK_SENSE_B configured for normally- closed (NC) switches	
х	Reserved.		Default: 0

## VENDOR ID REGISTERS (REGISTER 0x7C to 0x7E)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7C	Vendor ID 1	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0	0x4144
0x7E	Vendor ID 2	T7	T6	T5	T4	T3	T2	T1	TO	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0	0x5378

## Table 66.

14010 00.	
Register	Function
S [7:0]	This register is ASCII encoded to A.
F [7:0]	This register is ASCII encoded to D.
T [7:0]	This register is ASCII encoded to S.
REV [7:0]	This register is set to 0x78, identifying the AD1986.

## CODEC CLASS/REVISION REGISTER (REGISTER 0x60)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x601	CODEC Class/Rev	х	х	х	CL4	CL3	CL2	CL1	CL0	RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0	0x0002

Table 67.

Register	Function		Default
RV [7:0] (Revision ID: (RO))	value. This field s	y a device specific revision identifier. The vendor chooses this value. Zero is an acceptable should be viewed as a vendor defined extension to the CODEC ID. This number changes C stepping of the same CODEC ID. This number will increment with each stepping/rev. of	
CL [4:0] (CODEC Compatibility Class (RO))	compatibility for to determine ver	return 0x00 from this register. This is a CODEC vendor specific field to define software the CODEC. Software reads this field together with CODEC vendor ID (Register 7C–0x7E) ndor specific programming interface compatibility. Software can rely on vendor specific r to be compatible among vendor CODECs of the same class.	
	0x00	Field not implemented	
	0x01-0x1F	Vendor specific compatibility class code	
х	Reserved.		Default: 0

## PCI SUBSYSTEM VENDOR ID REGISTER (REGISTER 0x62, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specification) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x621	PCI SVID	PVI15	PVI14	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8	PVI7	PVI6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0	0xFFFF

#### Table 68.

Register	Function
PVI [15:0]	Optional per AC '97 specifications, should be implemented as read/write on AD1986.
PCI Sub	This field provides the PCI subsystem vendor ID of the audio or modem subassembly vendor (i.e., CNR manufacturer,
System	motherboard vendor). This is NOT the CODEC vendor PCI vendor ID or the AC '97 controller PCI vendor ID. If data is not
Vendor ID	available it should return 0xFFFF.

### PCI SUBSYSTEM DEVICE ID REGISTER (REGISTER 0x64, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC'97 v2.3 specification) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x641	PCI SID	PI15	PI14	PI13	PI12	PI11	PI10	PI9	PI8	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	0xFFFF

#### Table 69.

Register	Function
PI [15:0]	Optional per AC '97 specifications, should be implemented as read/write on the AD1986. This field provides the PCI
(PCI Vendor	subsystem ID of the audio or modem subassembly (i.e., CNR model, motherboard SKU). This is NOT the CODEC vendor PCI
ID)	ID or the AC '97 controller PCI ID. Information in this field must be available, because the AC '97 controller reads when the
	CODEC ready is asserted in the AC link. If data is not available it should return FFFFh.

#### FUNCTION SELECT REGISTER (REGISTER 0x66, PAGE 01)

This register is used to select which function (analog I/O pins), information and I/O (0x6801), and sense (0x6A01) registers apply to it.

The AD1986 associates FC = 0x0 with surround functions and FC = 0x01 with front functions. These are changed in the AD1986 to align with the new device pin-out and to separate LINE\_OUT functions.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x661	Function Select	х	х	х	х	х	х	х	х	х	х	х	FC3	FC2	FC1	FC0	T/R	0x0000

Table 70.

Register	Function		
T/R (FIP or Ring Selection Bit)	selector bit too confirm selecti should report 1	nich jack conductor the sense value is measured from. Software gether with the I/O number in bits FC [3:0]. Once software prog on and implementation, it will access the rest of the bits fields the relevant function and sense information when T/R is set to 0x68, Bit 0 reports no function information present) when T/R	rams the value and properly reads it back t in the descriptor. Mono inputs and outputs 0 (tip). The FIP bit should report 0 (Page
	T/R	Function	
	0	Tip (left channel)	Default
	1	Ring (right channel)	
FC [3:0] Function Code Bits	AC '97 Revision with the tip/rin implementatio	cify the type of audio function described by this page. These bi a 2.2 defined I/O capabilities. Software will program the corresp og selector bit T/R. Once software programs the value and prop m, it will access the rest of the bits fields in the descriptor.	oonding I/O number in this field together
	FC [3:0]	Function	
	0x0	DAC 1 (master out). maps to front DACs (L/R)	Default
	0x1	DAC 2 (AUX out). maps to surround DACs (L/R)	
	0x2	DAC 3 (C/LFE). maps to C/LFE DACs	
	0x3	S/P-DIF out	
	0x4	Phone in	
	0x5	$MIC_1$ (Mic select = 0)	
	0x6	$MIC_2$ (Mic select = 1)	
	0x7	Line in	
	0x8	CD in	
	0x9	Video in	Not supported on the AD1986
	0xA	Aux in	
	0xB	Mono out	
	0xC	Headphone ut	
	0xD-0xF	Reserved	
х	Reserved.		Default: 0

## INFORMATION AND I/O REGISTER (REGISTER 0x68, PAGE 01)

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). These values are only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x681	Information and I/O	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	х	х	х	FIP	0xxxxx

Table	71.
-------	-----

Register	Function									
FIP (RO)	CODEC de	EC default. When set to a 1, this bit indicates that the G [4:0], INV, DL [4:0] (in Register 0x681), and ST [2:0] (in								
(Function	Register 0	x6A1) bits are supported and are read/write capable. This bit	t set to a 0 indicates that the G [4:0], INV, DL [4:0], and							
Information	ST [2:0] bit	[2:0] bits are not supported, and are read-only with a value of 0. Mono inputs and outputs should report the relevant								
Present)	function a	nd sense information when T/R is set to 0 (tip). The FIP bit sh	nould report 0 (Page 0x01, Register 0x68, Bit 0 reports							
	no functio	n information present) when T/R is set to a 1 on a mono inpu	ut or output.							
	FIP Function									
	0	Function information not supported	Power-on default							
	1	Function information supported								

Register	Function								
IV (Information	Indicates wh CODEC.	ether a sensing method is provided by the CODEC and if info	rmation field is valid. This field is updated by the						
Valid Bit)	IV	Function							
	0	After CODEC reset de-assertion, it indicates the CODEC doe <u>Read-Only</u> . After a sense cycle is completed indicates that r							
	1	After CODEC reset de-assertion, it indicates the CODEC provides sensing logic for this I/O and this bit is <u>Read/Write</u> . After clearing this bit by writing 1, when a sense cycle is completed indicates that there is valid information in the remaining descriptor bits. Writing 0 to this bit has no effect.							
DL [4:0] (Buffer Delays, Read/Write)	the CODEC. etc. Software recorded. Th AC link frame this is from v to analog pa rate, with mi delay and FII	presenting a delay measurement for the input and output ch The BIOS may add to this value the known delays external to a will use this value to accurately calculate audio stream posit these values are in 20.83 microsecond (1/48000 second) units. I e in which the sample is provided, until the time the analog si when the analog signal is presented at the pin until the represent these are not considered in this measurement. The measureme inimal in-CODEC processing (i.e., 3D effects are turned off.) An FO or other sample buffers in the path. So when an audio PCM be delayed before the output pin is updated to that value.	the CODEC, such as for an external amplifier, logic, ion with respect to what is been reproduced or For output channels, this timing is from the end of ignal appears at the output pin. For input streams, sentative sample is provided on the AC link. Analog nt is a typical measurement, at a 48 KHz sample n example of an audio output delay is filter group						
	DL [4:0]	Function							
	0x00	Information not provided							
	0x01-0x1E	Buffer delay: 20.83 μs per unit							
	0x1F	Reserved							
INV (Inversion Bit,	Indicates that the CODEC presents a 180 degree phase shift to the signal. This bit is only reset by a power-on reset, since it is typically written by the system BIOS and is not reset by CODEC hard or soft resets as long as power remains applied to the CODEC.								
Read/Write,	INV	Function							
CODEC Default)	0	No phase shift							
Delauty	1	Signal is shifted by 180° from the source signal							
G [4:0] (Gain Bits (Read/Write))	control gains the gain is re external logi attenuation-	updates these bits with the gain value (dB relative to level-our s. For example, if the volume gain is to 0 dB, then the output p effected here. When relevant, the BIOS updates this bit to take ic that it knows about. G [3:0] indicates the magnitude of the essentially it is a sign bit. These bits are only reset by a powe and are not reset by CODEC hard or soft resets as long as pow	pin should be at the 0 dB level. Any difference in into consideration external amplifiers or other gain. G [4] indicates whether the value is a gain or er-on reset as they are typically written by the						
	G4	G [3:0]	Gain/Attenuation (dB Relative to Level-Out)						
	0	0000	0 dB						
		0001	+1.5 dB						
	0		+1.5 dB × G [3:0]						
		1111	+24.0 dB						
		0001	–1.5 dB						
	1		–1.5 dB × G [3:0]						
	1		-1.5 ub x G [5.0]						
	1	 1111	-24.0 dB						

## SENSE REGISTER (REGISTER 0x6A, PAGE 01)

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). The ST [2:0] bits are only reset by power-on. They are used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft, hard or hardware resets. The remaining bits are the result of the last sense operation performed by the impedance sensing circuitry.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x6A1	Sense Register	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	0xxxxx

Register	Function		Default				
SR [5:0] (RO) (Sense Result Bits, RO)		sed to report a <u>vendor specific fingerprint</u> or value. (resistance, impedance, reactance, he OR bits which are the multiplying factor.					
OR [1:0] (RO) (Order Bits)	These bits indic 11: the result is	rate the order the sense result bits SR [5:0] are using. For example, if measuring resistanc 1 KΩ.	e SR = 1/OR =				
	OR [1:0]	Order Value					
	00	10 <sup>0</sup> —SR bits indicate the actual impedance in ohms	Default				
	01	$10^{1}$ —SSR bits indicate the impedance in ohms $\times$ 10					
	10	$10^2$ —SR bits indicate the impedance in ohms $\times$ 100					
	11	$10^3$ —SSR bits indicate the impedance in ohms $\times$ 1,000					
S [4:0] (RO)	cycle initiated).	aning relates to the I/O being sensed as input or output. Read only. Sensed bits (when o This field allows for the reporting of the type of <u>output</u> peripheral/device plugged in the <i>r</i> should be interrogated with the SR [5:0] and OR [1:0] for accurate reporting.					
	S [4:0]	Sense Value					
	0x00	Data not valid. Indicates that the reported value(s) is invalid					
	0x01	No connection. Indicates that there are no connected devices	Default				
	0x02	Indicates a specific fingerprint value for devices that are not specified or are unknown					
	0x03	Speakers (8 Ω)					
	0x04	Speakers (4 Ω)					
	0x05	Powered speakers					
	0x06	Stereo headphone					
	0x07	SPDIF out (electrical)					
	0x08	SPDIF out (TOS)					
	0x09	Mono headset (mono speaker left channel and mic. Read Functions 5 and 6 for matching microphone)					
	0x0A	Allows a vendor to report sensing other type of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed					
	0x0B-0x0E	Reserved					
	0x0F	Unknown (use fingerprint)					
	0x10-0x1F	Reserved					
S [4:0] (RO)		nen input sense cycle initiated). This field allows for the reporting of the type of <u>input</u> per jack. Values specified below should be interrogated with the SR [5:0] and OR [1:0] bits fo	•				
	ST [2:0]	Sense Value					
	0x10	Data not valid. Indicates that the reported value(s) is invalid					
	0x11	No connection. Indicates that there are no connected devices	Default				
	0x12	Indicates a specific fingerprint value for devices that are not specified or are unknown					
	0x13	Microphone (mono)					

AD1986	)
--------	---

Register	Function							
	0x14	Microphone (stereo)						
	0x15	Stereo line in (CE device attached)						
	0x16	Mono line in (CE device attached)						
	0x17	SPDIF In (electrical)						
	SPDIF In (TOS)							
	0x19	Headset (mono speaker left channel and mic.) Read Functions 0 to 3 for matchin DAC out	ng					
	0x1A	Allows a vendor to report sensing other types of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed						
	0x1B-0x1E	Reserved						
	0x1F	x1F Unknown (use fingerprint)						
ST [2:0] (Connector/Jack location Bits, Read/Write)	power-on reset	bes the location of the jack in the system. This field is updated by the BIOS. This bits as it is typically written by the system BIOS and is not reset by CODEC hard or soft reapplied to the CODEC.						
	ST [2:0]	Jack Location						
	0x0	Rear I/O panel	Power-on default					
	0x1	Front panel						
	0x2	Motherboard						
	0x3	Dock/external						
	0x4–0x6	Reserved						
	0x7	No connection/unused I/O						

# JACK PRESENCE DETECTION

The AD1986 uses two jack sense lines for presence detection on up to eight external jacks. These lines, combined with the device detection circuitry, enable software to determine whether there is a device plugged into the circuit and what type of device it is. With this feature, software can reconfigure jacks and amplifiers as necessary to insure proper audio operation.

Jack presence is detected using a resistor tree arrangement. Up to four jacks can be sensed on a single sense line by using a different value resistance for each jack between the sense line and ground (AV<sub>SS</sub>). Each sense line must have a single 2.49k 1% resistor connected between the sense line and AV<sub>DD</sub>. The specific resistor values for each jack are shown in Table 73. One percent tolerance resistors should be used for all jack presence circuitry to insure accurate detection.

## AUDIO JACK STYLES (NC/NO)

The jack sense lines on the AD1986 can be programmed for use with normally-open (NO) or normally closed (NC) switch types. Current standard stereo audio jacks have wrap-back pins that are normally closed. New audio jacks use isolated, normally open switches, which are required for resistive ladder jack presence detection. Each sense group (A or B) must have the same style of jack for presence detection to function correctly. However, the group (A or B) sense type can be programmed separately to accommodate systems with different styles of jacks on the front versus rear panel.

The AD1986 defaults to the isolated, normally open switch types on power up. The jack sense style for SENSE\_A is controlled by the JSINVA bit (Register. 0x7A D11). The jack

sense style for SENSE\_B is controlled by the JSINVB bit (Register 0x7A D15). Writing a 1 to these bits will configure the corresponding sense circuit for normally closed instead of normally open switch types.

Wrap-back jacks cannot be used in microphone-capable circuits. For this reason isolated switches are recommended. The codec defaults to sensing NO style switches and this method is preferred.

### Normally-Open Switches

**If a connection is not present**, do not install the sense resistor pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), install the sense resistor pertaining to that connection.

### Normally Closed Switches

Connections capable of MIC bias require isolated switches to function correctly. When using normally closed, wrap-back switches, the jack resistor must be split into two values. One value connects the sense line to the jack switch and the other connects the related audio connection to AV<sub>ss</sub>. The total resistance (sense line to AV<sub>ss</sub>) must equal the value specified in Table 73.

**If a connection is not present**, install the sense resistors pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), do not install the sense resistors pertaining to that connection.

#### Table 73. Jack Sense Mapping

	JACK_SENSE_A				JACK_SENSE_B			
Resister (1% tolerance)	Mnemonic	Jack	JS	Mnemonic	Jack	JS		
4.99k		D	JS7	LINE OUT	Н	JS0		
10.0k	LINE IN	С	JS4	C/LFE	G	JS3		
20.0k	MIC_1/2	В	JS5	SURROUND	F	JS2		
40.2k	HP_OUT	А	JS1	AUX IN	Е	JS6		

## **MICROPHONE SELECTION/MIXING**



Figure 10. Microphone Selection/Mixing Block Diagram

## **OUTLINE DIMENSIONS**



Figure 11. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD1986JSTZ <sup>1</sup>	0°C to +70°C	48-Lead LQFP, Tray	ST-48
AD1986JSTZ <sup>1</sup> -REEL	0°C to +70°C	48-Lead LQFP, Reel	ST-48
AD1986BSTZ <sup>1</sup>	–40°C to +85°C	48-Lead LQFP, Tray	ST-48
AD1986BSTZ <sup>1</sup> -REEL	–40°C to +85°C	48-Lead LQFP, Reel	ST-48

 $^{1}$  Z = Pb-free part.

# NOTES

## NOTES

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04785-0-10/04(0)



www.analog.com

Rev. 0 | Page 52 of 52