

Ultralow Noise 20-Bit Audio DAC

AD1862*

FEATURES

120 dB Signal-to-Noise Ratio 102 dB D-Range Performance ±1 dB Gain Linearity ±1 mA Output Current 16-Pin DIP Package 0.0012% THD + N

APPLICATIONS

High Performance Compact Disc Players Digital Audio Amplifiers Synthesizer Keyboards Digital Mixing Consoles High Resolution Signal Processing

PRODUCT DESCRIPTION

The AD1862 is a monolithic 20-bit digital audio DAC. Each device provides a 20-bit DAC, 20-bit serial-to-parallel input register and voltage reference. The digital portion of the AD1862 is fabricated with CMOS logic elements that are provided by Analog Devices' BiMOS II process. The analog portion of the AD1862 is fabricated with bipolar and MOS devices as well as thin-film resistors.

New design, layout and packaging techniques all combine to produce extremely high performance audio playback. The design of the AD1862 incorporates a digital offset circuit which improves low-level distortion performance. Low stress packaging techniques are used to minimize stress-induced parametric shifts. Stress-sensitive circuit elements are located in die areas which are least affected by packaging stress. Laser-trimming of initial linearity error affords extremely low total harmonic distortion. Output glitch is also small, contributing to the overall high level of performance.

The noise performance of the AD1862 is excellent. When used with the recommended two external noise-reduction capacitors, it achieves 120 dB signal-to-noise ratio.

The serial input port consists of the clock, data and latch enable pins. A serial 20-bit, 2s complement data word is clocked into the DAC, MSB first, by the external data clock. A latch-enable signal transfers the input word from the internal serial input

*Protected by U.S. Patent Numbers: 4,349,811; 4,857,862; 4,855,618; 3,961,326; 4,141,004; 4,902,959.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



register to the DAC input register. The data clock can function at 17 MHz, allowing $16 \times F_S$ operation. The serial input port is compatible with second-generation digital filter chips for consumer audio products such as the NPC SM5813 and SM5818.

The AD1862 operates with ± 5 V to ± 12 V supplies for the digital power supplies and ± 12 V supplies for the analog supplies. The digital and analog supplies can be separated for reduced digital crosstalk. Separate analog and digital common pins are also provided. The AD1862 typically dissipates less than 300 mW.

The AD1862 is packaged in a 16-pin plastic DIP. The operating range is guaranteed to be -25° C to $+70^{\circ}$ C.

PRODUCT HIGHLIGHTS

- 1. 120 dB signal-to-noise ratio. (typical)
- 2. 102 dB D-Range performance. (minimum)
- 3. ±1 dB gain linearity @ -90 dB amplitude.
- 4. 20-bit resolution provides 120 dB of dynamic range.
- 5. $16 \times F_S$ operation.
- 6. 0.0016% THD+N @ 0 dB signal amplitude. (typical)
- 7. Space saving 16-pin DIP package.
- 8. ± 1 mA output current.

AD1862—SPECIFICATIONS (T_A at +25°C and ±12 V supplies, see Figure 10 for test circuit schematic)

		Min	Тур	Max	Units
RESOLUTION		20			Bits
DIGITAL INPUTS Maximum Clock I	$ \begin{array}{l} V_{IL} \\ I_{IH} @ V_{IH} = 4.0 \ V \\ I_{IL} @ V_{IL} = 0.4 \ V \end{array} $	2.0 17	4.0 0.4	0.8 1.0 -10	V V μA μA MHz
ACCURACY Gain Error Midscale Output E	irror		± 2	±2 ±5	% μΑ
TOTAL HARMONI 0 dB, 990.5 Hz -20 dB, 990.5 Hz -60 dB, 990.5 Hz D-Range, -60 dB,	AD1862N, N-J	102	-98 (0.0012) -94 (0.0019) -84 (0.0063) -45 (0.56)	-96 (0.0016) -92 (0.0025) -80 (0.01) -42 (0.8)	dB (%) dB (%) dB (%) dB (%) dB
SIGNAL-TO-NOIS A-Weight Filter	E RATIO ² : (EIAJ) ¹ AD1862N-J AD1862N	113 110	119 119		dB dB
GAIN LINEARITY @ -90 dB	AD1862N-J AD1862N		±1 ±1		dB dB
OUTPUT CURREN Bipolar Range Tolerance Output Impedance Settling Time				±2	mA % kΩ ns
FEEDBACK RESIS Value Tolerance	TOR		3 ±1	±2	kΩ %
POWER SUPPLY Voltage Voltage Current	V_L and $-V_L$ V_S and $-V_S$ +I, V_L and $V_S = 12$ V, 17 MHz Clock -I, $-V_L$ and $-V_S = -12$ V, 17 MHz Clock	4.75 10.8	12.0 12.0 11 13	13.2 13.2 15 16	±V ±V mA mA
POWER DISSIPATION V_L and $V_S = -12$ V, 17 MHz Clock			288	372	mW
TEMPERATURE R Specification Operation Storage	ANGE	-25 -60	+25	+70 +100	°C °C °C

NOTES

¹Test Method complies with EIAJ Standard CP-307. ²The signal-to-noise measurement includes noise contributed by the SE5534A op amp used in the test fixture but does not include the noise contributed by the low pass filter used in the test fixture.

Specifications in **boldface** are tested on all production units at final electrical test.

Specifications subject to change without notice.



ABSOLUTE MAXIMUM RATINGS*

V_L to DGND 0 to +13.2 V
-V _L to DGND \ldots -V _S to 0 V
V_S to AGND 0 to +13.2 V
-V _s to AGND
AGND to DGND
Digital Inputs to DGND $\dots \dots \dots$
Soldering
Storage Temperature

PIN CONFIGURATION

AD1862

TOP VIEW

(Not to Scale)

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION_

TRIN

CLK LE

DATA

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1862 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

16 +V_s 15 NR2

AGND

DGND

14 ADJ

13 NR1

12

11 І_{ОUT} 10 R_F

9



PIN DESIGNATIONS

Pin	Function	Description Bias Capacitor	
1	-V _S		
2	$-V_s$	Analog Negative Supply	
3	TRIM	Trim Pot Connection	
4	$+V_{L}$	Positive Logic Supply	
5	CLK	External Clock Input	
6	LE	Latch Enable Input	
7	D	Data Input	
8	$-V_L$	Negative Logic Supply	
9	DGND	Digital Ground	
10	R _F	Feedback Resistor	
11	I _{OUT}	Output Current	
12	AGND	Analog Ground	
13	NR ₁	Reference Capacitor	
14	ADJ	Midscale Adjust	
15	NR_2	Bias Capacitor	
16	$+V_S$	Positive Analog Supply	

ORDERING GUIDE

Model	Operating Temperature Range	THD+N @ FS	SNR	Package Option*
AD1862N	-25°C to +70°C	-92 dB, 0.0025%	110 dB	N-16
AD1862N-J	-25°C to +70°C	-96 dB, 0.0016%	113 dB	N-16

*N = Plastic DIP.

TOTAL HARMONIC DISTORTION + NOISE

Total Harmonic Distortion plus Noise (THD+N) is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental input frequency. It is usually expressed in percent (%) or decibels (dB).

D-RANGE DISTORTION

D-Range Distortion is the ratio of the signal amplitude to the distortion plus noise at -60 dB. In this case, an A-Weight filter is used. The value specified for D-Range performance is the ratio measured plus 60 dB.

SETTLING TIME

Settling Time is the time required for the output to reach and remain within $\pm 1/2$ LSB about its final value, measured from the digital input transition. It is a primary measure of dynamic performance and is usually expressed in nanoseconds (ns).

SIGNAL-TO-NOISE RATIO

The Signal-to-Noise Ratio is defined as the ratio of the amplitude of the output with full-scale present to the amplitude of the output when no signal is present. It is expressed in decibels (dB) and measured using an A-Weight filter.

GAIN LINEARITY

Gain Linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude. It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a low level. A perfect D/A converter exhibits no difference between the ideal and actual amplitudes. Gain linearity is expressed in decibels (dB).

MIDSCALE ERROR

Midscale Error, or bipolar zero error, is the deviation of the actual analog output from the ideal output when the 2s complement input code representing midscale is loaded in the input register. The AD1862 is a current output D/A converter. Therefore, this error is expressed in μ A.



AD1862 Block Diagram

FUNCTIONAL DESCRIPTION

The AD1862 is a high performance, monolithic 20-bit audio DAC. Each device includes a voltage reference, a 20-bit DAC, 20-bit input latch and a 20-bit serial-to-parallel input register. A special digital offset circuit, combined with segmentation circuitry, produces excellent THD+N and D-range performance.

Extensive noise-reduction features are utilized to make the noise performance of the AD1862 as high as possible. For example, the voltage reference circuit is a low-noise, 9 volt bandgap cell. This cell supplies the reference voltage to the bipolar offset circuit and the DAC. An external noise-reduction capacitor is connected to NR1 to form a low-pass filter network.

Additional noise-reduction techniques are used in the control amplifier of the DAC. By connecting an external noise-reduction capacitor to NR2 output noise contributions from the control portion of the DAC are similarly reduced. The noise-reduction efforts result in a signal-to-noise ratio of 120 dB.

The design of the AD1862 uses a combination of segmented decoder, R-2R topology and digital offset to produce low distortion at all signal amplitudes. The digital offset technique shifts the midscale output voltage (0 V) away from the MSB transition of the device. Therefore, small amplitude signals are not affected by an MSB change. An extra DAC cell is included to avoid clipping the output at full scale.

The DAC supplies a ± 1 mA output current to an external I-to-V converter. An on-board 3 k Ω feedback resistor is also supplied. Both the output current and feedback resistor are laser-trimmed to $\pm 2\%$ tolerance, simplifying the selection of external filter and/or deemphasis network components. The input register and serial-to-parallel converter are fabricated with CMOS logic gates. These gates allow the achievement of fast switching speeds and low power consumption. Internal TTL-to-CMOS converters are used to insure TTL and 5 V CMOS compatibility.

Analog Circuit Considerations

GROUNDING RECOMMENDATIONS

The AD1862 has two ground pins, designated analog ground (AGND) and digital ground (DGND). The analog ground pin is the "high-quality" ground reference for the device. The analog ground pin should be connected to the analog common point in the system. The reference bypass capacitor, the noninverting terminal of the current-to-voltage conversion op amp, and any output loads should be connected to this point. The digital ground pin returns ground current from the digital logic portions of the AD1862 circuitry. This pin should be connected to the digital common point in the system.

As illustrated in Figure 7, AGND and DGND should be connected together at one point in the system.



Figure 7. Grounding and Bypassing Recommendations

POWER SUPPLIES AND DECOUPLING

The AD1862 has four power supply input pins. $\pm V_S$ provide the supply voltages which operate the linear portions of the DAC including the voltage reference and control amplifier. The $\pm V_S$ supplies are designed to operate with ± 12 volts.

The $\pm V_L$ supplies operate the digital portions of the chip including the input shift register, the input latching circuitry and the TTL-to-CMOS level shifters. The $\pm V_L$ supplies are designed to be operated from ± 5 V to ± 12 V supplies subject only to the limitation that $-V_L$ may not be more negative than $-V_S$.

Decoupling capacitors should be used on all power supply input pins. Good engineering practice suggests that these capacitors be placed as close as possible to the package pins and the common points. The logic supplies, $\pm V_L$, should be decoupled to DGND and the analog supplies, $\pm V_S$, should be decoupled to AGND.

EXTERNAL NOISE REDUCTION COMPONENTS

Two external capacitors are required to achieve low-noise operation. Their correct connection is illustrated in Figure 8. Capacitor C1 is connected between the pin labeled NR1 and analog common. C1 forms a low-pass filter element which reduces noise contributed by the voltage reference circuitry. The proper choice for this capacitor is a tantalum type with value of 10 μF or more. This capacitor should be connected to the package pins as closely as possible. This will minimize the effects of parasitic inductance of the leads and connections circuit connections.



Figure 8. Noise Reduction Capacitors

Capacitor C2 is connected between the pin labeled NR2 and the negative analog supply, $-V_S$. This capacitor reduces the portion of output noise contributed by the control amplifier circuitry. C2 should be chosen to be a tantalum capacitor with a value of about 1 μ F. Again, the connections between the AD1862 and C2 should be made as short as possible.

The recommended values for C1 and C2 are 10 μ F and 1 μ F, respectively. The ratio between C1 and C2 should be approximately 10. Additional noise reduction can be gained by choosing slightly higher values for C1 and C2 such as 22 μ F and 2.2 μ F. Figure 2 illustrates the noise performance of the AD1862 with 10 μ F and 1 μ F.

EXTERNAL AMPLIFIER CONNECTIONS

The AD1862 is a current-output D/A converter. Therefore, an external amplifier, in combination with the on-board feedback resistor, is required to derive an output voltage. Figure 9 illustrates the proper connections for an external operational amplifier. The output of the AD1862 is intended to drive the summing junction of an external current-to-voltage conversion op amp. Therefore, the voltage on the output current pin of the AD1862 should be approximately the same as that on the AGND pin of the device.

The on-board 3 k Ω feedback resistor and the ±1 mA output current typically have ±1% tolerance or less. This makes the choice of external components very simple and eliminates additional trimming. For example, if a user wishes to derive an output voltage higher than the ±3 V swing offered by the output current and feedback resistor combination, all that is required is to combine a standard value resistor with the feedback resistor to achieve the appropriate output voltage swing. This technique can be extended to include the choice of elements in the deemphasis network, etc.

Testing the AD1862

TOTAL HARMONIC DISTORTION + NOISE

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and playback of an audio waveform. The THD specification, therefore, provides a direct method to classify and choose an audio DAC for a desired level of performance.

By combining noise measurement with the THD measurement, a THD+N specification is realized. This specification indicates all of the undesirable signal produced by the DAC, including harmonic products of the test tone as well as noise.

Analog Devices tests all AD1862s on the basis of THD+N performance. In this test procedure, a digital data stream representing a 0 dB, -20 dB or -60 dB sine wave is sent to the device under test. The frequency of the waveform is 990.5 Hz. Input data is sent to the AD1862 at an $8 \times F_S$ rate (352.8 kHz). The AD1862 under test produces an output current which is converted to an output voltage by an external amplifier. Figure 10 illustrates the recommended test circuit. Deglitchers and trims are not used during this test procedure. The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096 point FFT is performed on the test data.



Figure 9. External Amplifier Connections

Based upon the harmonics of the fundamental 990.5 Hz test tone, and the noise components in the audio band, the total harmonic distortion + noise of the device is calculated. The AD1862 is available in two performance grades. The AD1862N produces a maximum of 0.0025% THD+N at 0 dB signal levels. The higher performance AD1862N-J produces a maximum of 0.0016% THD+N at 0 dB signal levels.

SIGNAL-TO-NOISE RATIO

The Signal-to-Noise Ratio (SNR) of the AD1862 is tested in the following manner. The amplitude of a 0 dB signal is measured. The device under test is then set to midscale output voltage (0 volts). The amplitude of all noise present to 30 kHz is measured. The SNR is the ratio of these two measurements. The SNR figure for the AD1862 includes the output noise contributed by the NE5534 op amp used in the test fixture but does not include the noise contributed by the low-pass filter used in the test fixture.

The AD1862N has a minimum SNR of 110 dB. The higher performance AD1862N-J has a minimum SNR of 113 dB.



Figure 10. Recommended Test Circuit

OPTIONAL TRIM ADJUSTMENT

The AD1862 includes an external midscale adjust feature. Should an application require improved distortion performance under small and very small signal amplitudes (-60 dB and lower), an adjustment is possible. Two resistors and one potentiometer form the adjustment network. Figure 11 illustrates the correct configuration of the external components. Analog Devices recommends that this adjustment be performed with -60 dB signal amplitudes or lower. Minor performance improvement is achieved with larger signal amplitudes such as -20 dB. Almost no improvement is possible when this adjustment is performed with 0 dB signal amplitudes.



Figure 11. External Midscale Adjust

DIGITAL CIRCUIT CONSIDERATIONS INPUT DATA

Data is transmitted to the AD1862 in a bit stream composed of 20-bit words with a serial, 2s complement, MSB first format. Three signals must be present to achieve proper operation. They are the data, clock and latch enable signals. Input data bits are

clocked into the input register on the rising edge of the clock signal (CLK). The LSB is clocked in on the 20th clock pulse. When all data bits are loaded, a low going latch enable (LE) pulse updates the DAC input. Figure 12a illustrates the general signal requirements for data transfer for the AD1862.



Figure 12a. Input Data

TIMING

Figure 12b illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished successfully. The input pins of the AD1862 are both TTL and 5 V CMOS compatible, independent of the power supplies used in the application. The input requirements illustrated in Figure 12b are compatible with the data outputs provided by popular digital interpolation filter chips used in digital audio playback systems. The AD1862 input clock will run at 17 MHz allowing data to be transferred at a rate of $16 \times F_S$. Of course, it will also function at slower rates such as $2 \times$, $4 \times$ or $8 \times F_S$.



Figure 12b. Timing Requirements

The AD1862 is an extremely high performance DAC designed for high-end consumer and professional digital audio applications. Compact disc players, digital preamplifiers, digital musical instruments and sound processors benefit from the extended dynamic range, low THD+Noise and high signal-to-noise ratio. For the first time, the D/A converter is no longer the basic limitation in the performance of a CD player.

The performance of professional audio gear, such as mixing consoles, digital tape recorders and multivoice synthesizers can utilize the wide dynamic range and signal-to-noise ratio to achieve greater performance. And, the AD1862's space saving 16-pin package contributes to compact system design. This permits a system designer to incorporate more voices in multivoice synthesizers, more tracks in multitrack tape recorders and more channels in multichannel mixing consoles.

Furthermore, high-resolution signal processing and waveform generation applications are equally well served by the AD1862.

HIGH PERFORMANCE CD PLAYER

Figure 13 illustrates the application of AD1862s in a high performance CD player. Two AD1862s are used, one for the left channel and one for the right channel. The CXD11XX chip decodes the digital data coming from the read electronics and sends it to the SM5813. Input data is sent to each AD1862 by the SM5813 digital interpolating filter. This device operates at 8 times oversampling. The NE5534 op amps are chosen for current-to-voltage converters due to their low distortion and low noise. The output filters are 5-pole designs. For the purpose of clarity, all bypass capacitors have been omitted from the schematic.



Figure 13. High Performance 20-Bit 8 × Oversampling CD Player Application

HIGH-RESOLUTION SIGNAL PROCESSING

Figure 14 illustrates the AD1862 combined with the DSP56000. In high-resolution applications, the combination of the 24-bit architecture of the DSP56000 and the low noise and high resolution of the AD1862 can produce a high-resolution, low-noise system.

As shown in Figure 14, the clock signal supplied by the DSP processor must be inverted to be compatible with the input of the AD1862. The exact architecture of the output low-pass filter

depends on the sample rate of the output data. In general, the higher the oversampling rate, the fewer number of filter poles are required to prevent aliasing.

The 20-bit resolution is particularly suitable for professional audio, mixing or equalization equipment. Its resolution allows 24 dB of equalization to be performed on 16-bit input words without signal truncation. Furthermore, up to sixteen 16-bit input words can be mixed and output directly to the AD1862. In this case, no loss of signal information would be encountered.



Figure 14. DSP56001 and AD1862 Produce High Resolution Signal Processing System

OTHER DIGITAL AUDIO COMPONENTS AVAILABLE FROM ANALOG DEVICES



AD1856 16-Bit Audio DAC

Complete, No External Components Required 0.0025% THD Low Cost 16-Pin DIP or SOIC Package Standard Pinout



AD1860 18-Bit Audio DAC

Complete, No External Components Required 0.002% THD+N 108 dB Signal-to-Noise Ratio 16-Pin DIP or SOIC Package



AD1864 Dual 18-Bit Audio DAC

Complete, No External Components 0.002% THD+N 115 dB Channel Separation 24-Pin DIP

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



