74HC75

Quad bistable transparant latch

Rev. 5 — 17 March 2021

Product data sheet

1. General description

The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of $V_{\rm CC}$.

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- · Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Complementary Q and Q outputs
- V_{CC} and GND on the center pins
- CMOS input levels
- ESD protection:
 - HBM EIA/JESD22-A114F exceeds 2000 V
 - MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C.

3. Ordering information


Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74HC75D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HC75PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			



Quad bistable transparant latch


4. Functional diagram



Quad bistable transparant latch

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

able 2.1 iii decemption							
Symbol	Pin	Description					
1Q, 2Q, 3Q, 4Q	1, 14, 11, 8	complementary latch output					
1D, 2D, 3D, 4D	2, 3, 6, 7	data input					
LE34	4	latch enable input for latches 3 and 4 (active HIGH)					
V _{CC}	5	positive supply voltage					
GND	12	ground (0 V)					
LE12	13	latch enable input for latches 1 and 2 (active HIGH)					
1Q, 2Q, 3Q, 4Q	16, 15, 10, 9	latch output					

6. Function description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care;

q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW LEnn transition.

Operating mode	Input		Output		
	LEnn	nD	nQ	nQ	
Data enabled	Н	L	L	Н	
	Н	Н	Н	L	
Data latched	L	Х	q	q	

Quad bistable transparant latch

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	[1]	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[2]	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.0	5.0	6.0	V
V _I	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	ns/V
		V _{CC} = 4.5 V	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C		,			•
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V

^[2] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

Quad bistable transparant latch

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = -20 μ A; V_{CC} = 2.0 V	1.9	2.0	-	V
		I_{O} = -20 μ A; V_{CC} = 4.5 V	4.4	4.5	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	V
		I_{O} = -4 mA; V_{CC} = 4.5 V	3.98	4.32	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = 20 μ A; V_{CC} = 2.0 V	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_{O} = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	0.15	0.26	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
T _{amb} = -40	°C to +85 °C	,	•			1
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = -20 μ A; V_{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	-	-	V
		I_{O} = -20 μ A; V_{CC} = 6.0 V	5.9	-	-	V
		I_{O} = -4 mA; V_{CC} = 4.5 V	3.84	-	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.34	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = 20 μ A; V_{CC} = 2.0 V	-	-	0.1	V
		$I_{O} = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	-	0.33	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	-	0.33	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μA

Quad bistable transparant latch

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -40	°C to +125 °C		I	ı		
V_{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}		-		
		I_{O} = -20 μ A; V_{CC} = 2.0 V	1.9	-	-	V
		I_{O} = -20 μ A; V_{CC} = 4.5 V	4.4	-	-	V
		I_{O} = -20 μ A; V_{CC} = 6.0 V	5.9	-	-	V
		I_{O} = -4 mA; V_{CC} = 4.5 V	3.7	-	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.2	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}		-		
		$I_{O} = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_{O} = 20 \mu A; V_{CC} = 6.0 V$	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	-	0.4	V
		I_{O} = 5.2 mA; V_{CC} = 6.0 V	-	-	0.4	V
l _i	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ

Quad bistable transparant latch

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; unless otherwise specified, for test circuit see Fig. 11.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = 25	5 °C						
t _{pd}	propagation delay	nD to nQ; see Fig. 7	[1]				
		V _{CC} = 2.0 V		-	33	110	ns
		V _{CC} = 4.5 V		-	12	22	ns
		V _{CC} = 6.0 V		-	10	19	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	11	-	ns
		nD to nQ; see <u>Fig. 8</u>	[1]				
		V _{CC} = 2.0 V		-	39	120	ns
		V _{CC} = 4.5 V		-	14	24	ns
		V _{CC} = 6.0 V		-	11	20	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	11	-	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	33	120	ns
		V _{CC} = 4.5 V		-	12	24	ns
		V _{CC} = 6.0 V		-	10	20	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	11	-	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	39	125	ns
		V _{CC} = 4.5 V		-	14	25	ns
		V _{CC} = 6.0 V		-	11	21	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	11	-	ns
t _t	transition time	nQ, nQ; see Fig. 7 and Fig. 8	[2]				
		V _{CC} = 2.0 V		-	19	75	ns
		V _{CC} = 4.5 V		-	7	15	ns
		V _{CC} = 6.0 V		-	6	13	ns
t _W	pulse width	LEnn HIGH; see Fig. 10					
		V _{CC} = 2.0 V		80	17	-	ns
		V _{CC} = 4.5 V		16	6	-	ns
		V _{CC} = 6.0 V		14	5	-	ns
tsu	set-up time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		60	14	-	ns
		V _{CC} = 4.5 V		12	5	-	ns
		V _{CC} = 6.0 V		10	4	-	ns
h	hold time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		3	-8	-	ns
		V _{CC} = 4.5 V		3	-3	-	ns
		V _{CC} = 6.0 V		3	-2	-	ns
C _{PD}	power dissipation capacitance	per latch; V _I = GND to V _{CC}	[3]	-	42	-	pF

Quad bistable transparant latch

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = -40	°C to +85 °C		'				
t _{pd}	propagation delay	nD to nQ; see Fig. 7	[1]				
		V _{CC} = 2.0 V		-	-	140	ns
		V _{CC} = 4.5 V		-	-	28	ns
		V _{CC} = 6.0 V		-	-	24	ns
		nD to nQ; see Fig. 8	[1]				
		V _{CC} = 2.0 V		-	-	150	ns
		V _{CC} = 4.5 V		-	-	30	ns
		V _{CC} = 6.0 V		-	-	26	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	-	150	ns
		V _{CC} = 4.5 V		-	-	30	ns
		V _{CC} = 6.0 V		-	-	26	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	-	155	ns
		V _{CC} = 4.5 V		-	-	31	ns
		V _{CC} = 6.0 V		-	-	26	ns
t	transition time	nQ, nQ; see <u>Fig. 7</u> and <u>Fig. 8</u>	[2]				
		V _{CC} = 2.0 V		-	-	95	ns
		V _{CC} = 4.5 V		-	-	19	ns
		V _{CC} = 6.0 V		-	-	16	ns
W	pulse width	LEnn HIGH; see Fig. 10					
		V _{CC} = 2.0 V		100	-	-	ns
		V _{CC} = 4.5 V		20	-	-	ns
		V _{CC} = 6.0 V		17	-	-	ns
su	set-up time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		75	-	-	ns
		V _{CC} = 4.5 V		15	-	-	ns
		V _{CC} = 6.0 V		13	-	-	ns
h	hold time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		3	-	-	ns
		V _{CC} = 4.5 V		3	-	-	ns
		V _{CC} = 6.0 V		3	-	-	ns

Quad bistable transparant latch

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{amb} = -40	°C to +125 °C						
pd	propagation delay	nD to nQ; see Fig. 7	[1]				
		V _{CC} = 2.0 V		-	-	165	ns
		V _{CC} = 4.5 V		-	-	33	ns
		V _{CC} = 6.0 V		-	-	28	ns
		nD to nQ; see Fig. 8	[1]				
		V _{CC} = 2.0 V		-	-	180	ns
		V _{CC} = 4.5 V		-	-	36	ns
		V _{CC} = 6.0 V		-	-	31	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	-	180	ns
		V _{CC} = 4.5 V		-	-	36	ns
		V _{CC} = 6.0 V		-	-	31	ns
		LEnn to nQ; see Fig. 10	[1]				
		V _{CC} = 2.0 V		-	-	190	ns
		V _{CC} = 4.5 V		-	-	38	ns
		V _{CC} = 6.0 V		-	-	32	ns
t	transition time	nQ, nQ; see <u>Fig. 7</u> and <u>Fig. 8</u>	[2]				
		V _{CC} = 2.0 V		-	-	110	ns
		V _{CC} = 4.5 V		-	-	22	ns
		V _{CC} = 6.0 V		-	-	19	ns
W	pulse width	LEnn HIGH; see Fig. 10					
		V _{CC} = 2.0 V		120	-	-	ns
		V _{CC} = 4.5 V		24	-	-	ns
		V _{CC} = 6.0 V		20	-	-	ns
su	set-up time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		90	-	-	ns
		V _{CC} = 4.5 V		18	-	-	ns
		V _{CC} = 6.0 V		15	-	-	ns
h	hold time	nD to LEnn; see Fig. 9					
		V _{CC} = 2.0 V		3	-	-	ns
		V _{CC} = 4.5 V		3	-	-	ns
		V _{CC} = 6.0 V		3	-	_	ns

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

 $[\]begin{array}{ll} [1] & t_{pd} \text{ is the same as } t_{PHL} \text{ and } t_{PLH}. \\ [2] & t_t \text{ is the same as } t_{THL} \text{ and } t_{TLH}. \\ [3] & C_{PD} \text{ is used to determine the dynamic power dissipation } (P_D \text{ in } \mu\text{W}). \\ & P_D = C_{PD} \times V_{CC}^{\ \ 2} \times f_i \times N + \Sigma (C_L \times V_{CC}^{\ \ 2} \times f_o) \text{ where:} \end{array}$


Quad bistable transparant latch

10.1. Waveforms and test circuit




 $V_M = 0.5 \times V_I$

Fig. 7. Waveforms showing the data input (nD) to output (nQ) propagation delays and the output transition times



 $V_M = 0.5 \times V_I$

Fig. 8. Waveforms showing the data input (nD) to output $(n\overline{Q})$ propagation delays and the output transition times



The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_M = 0.5 \times V_I$

Fig. 9. Waveforms showing the data set-up and hold times for nD input to LEnn input

Nexperia

Quad bistable transparant latch





Fig. 10. Waveforms showing the latch enable input (LEnn) pulse width, the latch enable input to outputs (nQ, nQ) propagation delays and the output transition times



Test data is given in Table 8

Definitions for test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

C_L = Load capacitance including jig and probe capacitance

Fig. 11. Test circuit for measuring switching times

Table 8. Test data


Supply	Input		Load
V _{CC}	VI	t _r , t _f	CL
2.0 V	V _{CC}	6 ns	50 pF
4.5 V	V _{CC}	6 ns	50 pF
6.0 V	V _{CC}	6 ns	50 pF
5.0 V	V _{CC}	6 ns	15 pF

Quad bistable transparant latch

11. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig. 12. Package outline SOT109-1 (SO16)

Quad bistable transparant latch

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				99-12-27 03-02-18	

Fig. 13. Package outline SOT403-1 (TSSOP16)

Quad bistable transparant latch

12. Abbreviations

Table 9. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

13. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC75 v.5	20210317	Product data sheet	-	74HC75 v.4		
Modifications:		ted. ating values for P _{tot} total pow 4HC75DB (SOT338-1 / SSC	•	d.		
74HC75 v.4	20160224	Product data sheet	-	74HC75 v.3		
Modifications:	Type number 74HC75N (SOT38-4) removed.					
74HC75 v.3	20041112	Product data sheet	-	74HC_HCT75_CNV v.2		
Modifications:	and information	his data sheet has been redent standard of Philips Semicon number 74HCT75. specification.		h the current presentation		
74HC_HCT75_CNV v.2	19970918	Product specification	-	74HC_HCT75 v.1		
74HC_HCT75 v.1	19901201	Product specification	-	-		

Quad bistable transparant latch

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74HC75

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Quad bistable transparant latch

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Function description	3
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	4
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	10
11. Package outline	12
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 17 March 2021

[©] Nexperia B.V. 2021. All rights reserved